EVAL-AD5551/52EB Analog Devices Inc, EVAL-AD5551/52EB Datasheet

no-image

EVAL-AD5551/52EB

Manufacturer Part Number
EVAL-AD5551/52EB
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-AD5551/52EB

Lead Free Status / Rohs Status
Not Compliant
a
GENERAL DESCRIPTION
The AD5551 and AD5552 are single, 14-bit, serial input, voltage
output DACs that operate from a single 5 V ± 10% supply.
The AD5551 and AD5552 utilize a versatile 3-wire interface that
is compatible with SPI, QSPI, MICROWIRE, and DSP inter-
face standards.
These DACs provide 14-bit performance without any adjust-
ments. The DAC output is unbuffered, which reduces power
consumption and offset errors contributed by an output buffer.
With an external op amp the AD5552 can be operated in bipo-
lar mode generating a ± V
includes Kelvin sense connections for the reference and analog
ground pins to reduce layout sensitivity. For higher precision
applications, please refer to 16-bit DACs AD5541, AD5542,
and AD5544.
The AD5551 and AD5552 are available in an SO package.
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corporation.
REF
output swing. The AD5552 also
PRODUCT HIGHLIGHTS
1. Single Supply Operation.
2. Low Power Consumption.
3. 3-Wire Serial Interface.
4. Unbuffered output capable of driving 60 kΩ loads, which
5. Power-On Reset Circuitry.
The AD5551 and AD5552 are fully specified and guaranteed
for a single 5 V ± 10% supply.
Typically 1.5 mW with a 5 V supply.
reduces power consumption as there is no internal buffer
to drive.
SCLK
V
V
V
LDAC
SCLK
REFF
REFS
REF
DIN
Voltage-Output, 14-Bit DACs
CS
DIN
CS
FUNCTIONAL BLOCK DIAGRAMS
AD5552
AD5551
CONTROL
CONTROL
LOGIC
LOGIC
R
INV
AD5551/AD5552
SERIAL INPUT REGISTER
DGND
SERIAL INPUT REGISTER
V
DGND
14-BIT DATA LATCH
V
DD
14-BIT DATA LATCH
5 V, Serial-Input
DD
14-BIT DAC
14-BIT DAC
R
FB
V
AGND
RFB
INV
V
AGNDF
AGNDS
OUT
OUT

EVAL-AD5551/52EB Summary of contents

Page 1

GENERAL DESCRIPTION The AD5551 and AD5552 are single, 14-bit, serial input, voltage output DACs that operate from a single 5 V ± 10% supply. The AD5551 and AD5552 utilize a versatile 3-wire interface that is compatible with SPI, QSPI, ...

Page 2

AD5551/AD5552–SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution Relative Accuracy, INL Differential Nonlinearity Gain Error Gain Error Temperature Coefficient Zero Code Error Zero Code Temperature Coefficient AD5552 Bipolar Resistor Matching Bipolar Zero Offset Error Bipolar Zero Temperature Coefficient OUTPUT CHARACTERISTICS Output Voltage Range ...

Page 3

TIMING CHARACTERISTICS Limit MIN Parameter All Versions f 25 SCLK ...

Page 4

AD5551/AD5552 ABSOLUTE MAXIMUM RATINGS (T = 25°C unless otherwise noted AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 ...

Page 5

Mnemonic Pin No. Description RFB 1 Feedback Resistor. In bipolar mode connect this pin to external op amp output Analog Output Voltage from the DAC. OUT AGNDF 3 Ground Reference Point for Analog Circuitry (Force). AGNDS 4 Ground ...

Page 6

AD5551/AD5552–Typical Performance Characteristics 0.5 0.25 0 –0.25 –0.5 0 8192 10240 2048 4096 6144 CODE – Decimal 0.5 0.25 0 –0.25 –0.5 –60 – TEMPERATURE – C 1.0 0.75 0.5 DNL 0.25 0 –0.25 –0.5 –0.75 –1.0 2 ...

Page 7

TEMPERATURE – C 250 LOGIC V = 2.5V REF 200 150 –40 – ...

Page 8

AD5551/AD5552 100 CLOCK (5V/DIV (50mV/DIV) OUT s/DIV 100 90 CS (5V/DIV) V (0.1V/DIV) OUT 10 0% 2µs/DIV GENERAL DESCRIPTION The AD5551/AD5552 are single, 14-bit, serial input, voltage output DACs. They operate from a single supply ...

Page 9

The AD5552 has an LDAC function that allows the DAC latch to be updated asynchronously by bringing LDAC low after CS goes high. LDAC should be maintained high while data is written to the shift register. Alternatively, LDAC may be ...

Page 10

AD5551/AD5552 Force Sense Buffer Amplifier Selection These amplifiers can be single-supply or dual supplies, low- noise amplifiers. A low-output impedance at high frequencies is preferred as they need to be able to handle dynamic currents ± 20 ...

Page 11

The 80C51/80L51 provides the LSB first, while the AD5551/ AD5552 expects the MSB of the 14-bit word first. Care should be taken to ensure the transmit routine takes this into account. Usually it can be done through software by shifting ...

Page 12

AD5551/AD5552 8-Lead SO (SO-8) 0.1968 (5.00) 0.1890 (4.80 0.1574 (4.00) 0.2440 (6.20) 0.2284 (5.80) 0.1497 (3.80 PIN 1 0.0500 (1.27) BSC 0.0688 (1.75) 0.0098 (0.25) 0.0532 (1.35) 0.0040 (0.10) 0.0192 (0.49) 0.0098 (0.25) SEATING 0.0138 (0.35) ...