SRI4K-A3T/1GE STMicroelectronics, SRI4K-A3T/1GE Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
SRI4K-A3T/1GE
Manufacturer Part Number
SRI4K-A3T/1GE
Description
Manufacturer
STMicroelectronics
Datasheet
1.SRI4K-A3T1GE.pdf
(41 pages)
Specifications of SRI4K-A3T/1GE
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
SRI4K
Resettable OTP Area
In this area contains five individual 32-bit Boolean
Words (see
WRITE_BLOCK command will not erase the pre-
vious contents of the block as the Write cycle is not
preceded by an Auto Erase cycle. This feature can
be used to reset selected bits from 1 to 0. All bits
Figure 14. Resettable OTP Area (addresses 0 to 4)
Figure 15. WRITE_BLOCK Update in Standard Mode (Binary Format)
The five 32-bit blocks making up the Resettable
OTP area can be erased in one go by adding an
Auto Erase cycle to the WRITE_BLOCK com-
mand. An Auto Erase cycle is added each time the
SRI4K detects a Reload command. The Reload
Figure 16. WRITE_BLOCK Update in Reload Mode (Binary Format)
10/41
Previous data stored in block
Data to be written
New data stored in block
Previous data stored in block
Data to be written
New data stored in block
Block
Address
Figure 14.
0
1
2
3
4
MSb
b31
for a map of the area). A
b24 b23
b31
b31
1
1
1
1
1
1
...
...
...
...
...
...
32-bit Boolean Area
32-bit Boolean Area
32-bit Boolean Area
32-bit Boolean Area
32-bit Boolean Area
1
1
1
1
1
1
32-bit Block
b16 b15
1
0
0
1
1
1
0
0
0
0
1
1
previously at 0 remain unchanged. When the 32
bits of a block are all at 0, the block is empty, and
cannot be updated any more. See
Figure 16.
WRITE_BLOCK command in the resettable OTP
area.
command is implemented through a specific up-
date of the
address 6 (see
tails).
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
b8 b7
1
1
1
32
for examples of the result of the
1
1
1
-bit binary counter located at block
1
1
1
“32-bit Binary
1
0
0
LSb
1
0
0
b0
1
0
0
1
0
0
1
1
1
1
1
1
Resettable
OTP Bit
Description
0
1
0
Counters” for de-
0
1
1
Figure 15.
1
1
1
1
1
1
1
1
1
ai07657
b0
ai07658
1
1
1
ai07659
b0
and