SC16C852LIBS-G NXP Semiconductors, SC16C852LIBS-G Datasheet - Page 40

• Manufacturer Part Number: SC16C852LIBS-G
• Manufacturer: NXP Semiconductors

Specifications of SC16C852LIBS-G

• Number Of Channels: 2
• Transmitter And Receiver Fifo Counter: Yes
• Data Rate: 5Mbps
• Mounting: Surface Mount
• Pin Count: 32
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Lead Free Status / Rohs Status: Compliant

NXP Semiconductors
SC16C852L
Product data sheet
7.22 Advanced Feature Control Register 1 (AFCR1)
Table 34.
[1]
Bit
0
7
6:5
4
3
2
1
It takes 4 XTAL1 clocks to reset the device.
AFCR1[6:5]
Symbol
AFCR1[7]
AFCR1[4]
AFCR1[3]
AFCR1[2]
AFCR1[1]
AFCR1[0]
Advanced Feature Control Register 1 register bits description
All information provided in this document is subject to legal disclaimers.
1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder
Rev. 4 — 1 February 2011
Description
Concurrent write. When this bit is set the host can write concurrently to
the same register of all channel.
logic
reserved
Sleep RXLow. Program RX input to be edge-sensitive or level-sensitive.
reserved
RTS/CTS mapped to DTR/DSR. Switch the function of RTS/CTS to
DTR/DSR.
SReset. Software Reset
TSR Interrupt. Select TSR interrupt mode
logic 0 = Normal operation
logic 1 = Concurrent Write operation
logic 0 = RX input is level-sensitive. If RXA/RXB pin is LOW, the UART
will not go to sleep. Once the UART is in Sleep mode, it will wake up if
RXA/RXB pin goes LOW.
logic 1 = RX input is edge-sensitive. UART will go to sleep even if
RXA/RXB pin is LOW, and will wake up when RXA/RXB pin toggles.
logic 0 = RTS and CTS signals are used for hardware flow control.
logic 1 = DTR and DSR signals are used for hardware flow control.
RTS and CTS retain their functionality.
A write to this bit will reset the UART. Once the UART is reset this bit is
automatically set to 0.
logic 0 = transmit empty interrupt occurs when transmit FIFO falls
below the trigger level or becomes empty.
logic 1 = transmit empty interrupt occurs when transmit FIFO falls
below the trigger level, or becomes empty and the last stop bit has
been shifted out of the Transmit Shift Register.
[1]
SC16C852L
© NXP B.V. 2011. All rights reserved.
40 of 64