SC3200UFH-266F AMD (ADVANCED MICRO DEVICES), SC3200UFH-266F Datasheet
SC3200UFH-266F
Specifications of SC3200UFH-266F
Related parts for SC3200UFH-266F
SC3200UFH-266F Summary of contents
Page 1
AMD Geode™ SC3200 Processor Data Book February 2007 Publication ID: 32581C AMD Geode™ SC3200 Processor Data Book ...
Page 2
Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the ...
Page 3
Contents List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Core Logic Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
List of Figures Figure 1-1. Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Figure 7-6. Capture Video Mode Weave Example Using Two Video Frame Buffers . . . . . . . . . . . . . . . 316 Figure 7-7. Video Block Diagram . . . . . . ...
Page 7
List of Figures Figure 9-47. AC97 Reset Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
List of Figures AMD Geode™ SC3200 Processor Data Book ...
Page 9
List of Tables Table 2-1. SC3200 Memory Controller Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 10
Table 5-29. Banks 0 and 1 - Common Control and Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 11
List of Tables Table 6-22. F3: PCI Header Registers for Audio Support Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 12
Table 9-19. PCI Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 13
Overview 1.1 General Description The AMD Geode™ SC3200 processor is a member of the AMD Geode family of fully integrated x86 system chips. The SC3200 processor includes: • The AMD Geode GX1 processor module combines advanced CPU performance with MMX™ ...
Page 14
Features General Features ■ 32-Bit x86 processor 266 MHz, with MMX instruc- tion set support ■ Memory controller with 64-bit SDRAM interface ■ 2D graphics accelerator ■ CCIR-656 video input port with direct video for full ...
Page 15
Overview ■ PCI Bus Interface: — PCI v2.1 compliant with wakeup capability — 32-Bit data path MHz — Glueless interface for an external PCI device — Fixed priority — 3.3V signal support only ■ Sub-ISA Bus Interface: ...
Page 16
Overview AMD Geode™ SC3200 Processor Data Book ...
Page 17
Architecture Overview As illustrated in Figure 1-1 on page 13, the SC3200 pro- cessor contains the following modules in one integrated device: • GX1 Module: — Combines advanced CPU performance with MMX support, fully accelerated 2D graphics, a 64-bit synchronous ...
Page 18
Table 2-1. SC3200 Memory Controller Register Summary GX_BASE+ Width Memory Offset (Bits) Type 8400h-8403h 32 R/W 8404h-8407h 32 R/W 8408h-840Bh 32 R/W 840Ch-840Fh 32 R/W 8414h-8417h 32 R/W 8418h-841Bh 32 R/W 841Ch-841Fh 32 R/W Table 2-2. SC3200 Memory Controller ...
Page 19
Architecture Overview Table 2-2. SC3200 Memory Controller Registers (Continued) Bit Description 4 RFSHTST (Test Refresh). This bit, when set high, generates a refresh request. This bit is only used for testing purposes. 3 XBUSARB (X-Bus Round Robin). When round robin ...
Page 20
Table 2-2. SC3200 Memory Controller Registers (Continued) Bit Description GX_BASE+8408h-840Bh 31:16 RSVD (Reserved). Write as 0070h 15 RSVD (Reserved). Write SODIMM_MOD_BNK (SODIMM Module Banks - Banks 0 and 1). Selects number of module banks installed per ...
Page 21
Architecture Overview Table 2-2. SC3200 Memory Controller Registers (Continued) Bit Description 11 RSVD (Reserved). Write as 0. 10:8 RRD (ACT(0) to ACT(1) Command Period, tRRD). Minimum number of SDRAM clocks between ACT and ACT command to two different component banks ...
Page 22
Fast-PCI Bus The GX1 module communicates with the Core Logic mod- ule via a Fast-PCI bus that can work MHz. The Fast-PCI bus is internal for the SC3200 and is connected to the General ...
Page 23
Architecture Overview • Sub-ISA: See Section 3.4.7 "Sub-ISA Interface Signals" on page 57, Section 6.2.5 "Sub-ISA Bus Interface" on page 145, and Section 4.2 "Multiplexing, Interrupt Selec- tion, and Base Address Registers" on page 70 • GPIO: See Section 3.4.16 ...
Page 24
Architecture Overview AMD Geode™ SC3200 Processor Data Book ...
Page 25
Signal Definitions This section defines the signals and describes the external interface of the SC3200. Figure 2-1 shows the signals organized by their functional groups. Where signals are multiplexed, the default signal name is listed first and is POR# X32I ...
Page 26
POWER_EN OVER_CUR# DPOS_PORT1 USB DNEG_PORT1 Interface DPOS_PORT2 DNEG_PORT2 DPOS_PORT3 DNEG_PORT3 SIN1 SIN2+SDTEST3 SOUT1+CLKSEL1 SOUT2+CLKSEL2 Serial Ports GPIO7+RTS2#+IDE_DACK1#+SDTEST0 (UARTs)/IDE GPIO8+CTS2#+IDE_DREQ1+SDTEST4 GPIO18+DTR1#/BOUT1 Interface GPIO6+DTR2#/BOUT2+IDE_IOR1#+SDTEST5 GPIO11+RI2#+IRQ15 GPIO9+DCD2#+IDE_IOW1#+SDTEST2 GPIO10+DSR2#+IDE_IORDY1+SDTEST1 IR Port IRRX1+SIN3 Interface IRTX+SOUT3 BIT_CLK SDATA_OUT+TFT_PRSNT SDATA_IN AC97 Audio SDATA_IN2 Interface SYNC+CLKSEL3 AC97_CLK ...
Page 27
Signal Definitions 3.1 Ball Assignments The SC3200 is highly configurable as illustrated in Figure 3-1 on page 25. Strap options and register programming are used to set various modes of operation and specific signals on specific balls. This section describes ...
Page 28
AD30 PCK0 REQ1# PRST# ...
Page 29
Signal Definitions Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type A1 V GND --- PWR --- IO A3 AD30 I PCI O PCI ...
Page 30
Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type B6 AD23 I PCI O PCI A23 O O PCI B7 V GND --- SS B8 ...
Page 31
Signal Definitions Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type C15 V GND --- SS C16 AV GND --- SSPLL2 SLCT I IN 5,2 C17 T TFTD15 ...
Page 32
Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type D10 GPIO1 I ( 22.5 3/5 IOCS1 3/5 (PU ) 22.5 ...
Page 33
Signal Definitions Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type F29 TDI I IN PCI (PU ) 22.5 F30 GTEST (PD ) 22.5 F31 ...
Page 34
Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type L29 GPIO35 I PCI ( 22.5 PCI LAD3 I PCI (PU ) ...
Page 35
Signal Definitions Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type R17 V GND --- SS R18 V GND --- SS R19 V GND --- SS R28 V ...
Page 36
Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type 5 MD57 I W28 T TS 2/5 W29 SDCLK1 O O 2/5 W30 V GND --- ...
Page 37
Signal Definitions Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type 5 MD28 I AE31 T TS 2/5 AF1 IRQ14 I IN TS1 TFTD1 O O ...
Page 38
Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type AJ12 CASA 2/5 AJ13 BA0 O O 2/5 AJ14 MA10 O O 2/5 5 MD32 I/O ...
Page 39
Signal Definitions Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued) 1 Ball I/O Buffer Power No. Signal Name (PU/PD) Type 5 MD44 I AL20 T TS 2/5 5 MD40 I AL21 T TS ...
Page 40
Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name Signal Name Ball No A10 L3 A11 K1 ...
Page 41
Signal Definitions Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name (Continued) Signal Name Ball No. F_STOP# U29 F_TRDY# U30 FP_VDD_ON V30, AB1 FPCI_MON A4 FPCICLK B18 FRAME# D8 GNT0# C5 GNT1# C6 GPIO0 D11 GPIO1 D10, N30 ...
Page 42
Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name (Continued) Signal Name Ball No. MD33 AJ16 MD34 AH16 MD35 AK17 MD36 AJ17 MD37 AH17 MD38 AL17 MD39 AL18 MD40 AL21 MD41 AH20 MD42 AJ20 MD43 AK20 MD44 ...
Page 43
Signal Definitions Table 3-3. BGU481 Ball Assignment - Sorted Alphabetically by Signal Name (Continued) Signal Name Ball No. V (Total of 46) A2, A12, A30, B2, IO B13, B16, B19, B31, C3, C7, C10, C13, C22, C25, C29, D14, D15, ...
Page 44
Strap Options Several balls are read at power-up that set up the state of the SC3200. These balls are typically multiplexed with other functions that are outputs after the power-up sequence is complete. The SC3200 must read the ...
Page 45
Signal Definitions 3.3 Multiplexing Configuration The tables that follow list multiplexing options and their configurations. Certain multiplexing options may be chosen per signal; others are available only for a group of signals. Where ever a GPIO pin is multiplexed with ...
Page 46
Table 3-5. Two-Signal/Group Multiplexing (Continued) Default Ball No. Signal N29 GPIO12 M29 GPIO13 AG1 GPIO18 Infrared C11 IRTX AK8 IRRX1 M28 GPIO32 L31 GPIO33 L30 GPIO34 L29 GPIO35 L28 GPIO36 K31 GPIO37 K28 GPIO38/IRRX2 J31 GPIO39 E28 SIN2 U29 ...
Page 47
Signal Definitions Table 3-6. Three-Signal/Group Multiplexing (Continued) Default Ball No. Signal Configuration V31 GPIO16 PMR[ and FPCI_MON = 0 GPIO C9 GPIO19 PMR[ and PMR[ Parallel Port B18 ACK# PMR[23 and (PMR[27] ...
Page 48
Table 3-7. Four-Signal/Group Multiplexing Default Ball No. Signal Configuration GPIO C30 GPIO7 PMR[17 RTS2# and C31 GPIO8 CTS2# PMR[ D28 GPIO6 PMR[18 DTR2#/BOUT2 and C28 GPIO9 DCD2# PMR[ B29 GPIO10 DSR2# ...
Page 49
Signal Definitions 3.4 Signal Descriptions Information in the tables that follow may have duplicate information in multiple tables. Multiple references all contain identi- cal information. 3.4.1 System Interface Signal Name Ball No. Type CLKSEL1 AF3 I CLKSEL0 B8 CLKSEL3 P30 ...
Page 50
System Interface (Continued) Signal Name Ball No. Type X32I AJ2 I/O X32O AJ3 X27I AG3 I/O X27O AH2 CLK27M AA4 O PCIRST 3.4.2 Memory Interface Signals Signal Name Ball No. Type MD[63:0] See I/O Table 3-3 ...
Page 51
Signal Definitions 3.4.2 Memory Interface Signals (Continued) Signal Name Ball No. Type DQM7 AB31 O DQM6 AG29 DQM5 AK21 DQM4 AL15 DQM3 AC31 DQM2 AG30 DQM1 AH23 DQM0 AL11 CKEA AL22 O SDCLK3 V29 O SDCLK2 AA28 SDCLK1 W29 SDCLK0 ...
Page 52
TFT Interface Signals Signal Name Ball No. Type HSYNC A11 O VSYNC B11 O TFTDCK AA1 O A10 TFTDE P2 O B18 FP_VDD_ON AB1 O V30 TFTD[17:0] See O Table 3-3 on page 40. 3.4.5 ACCESS.bus Interface Signals ...
Page 53
Signal Definitions 3.4.6 PCI Bus Interface Signals Signal Name BalL No. Type PCICLK A7 I PCICLK0 A4 O PCICLK1 D6 O AD[31:24] See I/O Table 3-3 AD[23:0] on page 40. C/BE3# H4 I/O C/BE2# F3 C/BE1# J2 C/BE0# L1 INTA# ...
Page 54
PCI Bus Interface Signals (Continued) Signal Name BalL No. Type FRAME# D8 I/O IRDY# F2 I/O TRDY# F1 I/O STOP# G1 I/O 54 Description Frame Cycle. Frame is driven by the current master to indicate the beginning and ...
Page 55
Signal Definitions 3.4.6 PCI Bus Interface Signals (Continued) Signal Name BalL No. Type LOCK# H3 I/O DEVSEL# E4 I/O PERR# H2 I/O SERR# H1 I/O AMD Geode™ SC3200 Processor Data Book Description Lock Operation. LOCK# indicates an atomic operation that ...
Page 56
PCI Bus Interface Signals (Continued) Signal Name BalL No. Type REQ1 REQ0# B5 GNT1 GNT0 Description Request Lines. REQ[1:0]# indicate to the arbiter that an agent requires the bus. Each master has ...
Page 57
Signal Definitions 3.4.7 Sub-ISA Interface Signals Signal Name Ball No. A[23:0] See Table 3-3 on page 40. D15 See Table 3-3 on D14 page 40. D13 D12 D11 D10 D9 D8 D[7:0] BHE# E4 IOCS1# D10 N30 IOCS0# A10 ROMCS# ...
Page 58
Low Pin Count (LPC) Bus Interface Signals Signal Name Ball No. LAD3 L29 LAD2 L30 LAD1 L31 LAD0 M28 LDRQ# L28 LFRAME# K31 LPCPD# K28 SERIRQ J31 3.4.9 IDE Interface Signals Signal Name Ball No. Type IDE_RST# AA1 ...
Page 59
Signal Definitions 3.4.9 IDE Interface Signals (Continued) Signal Name Ball No. Type IDE_IORDY0 AD1 I IDE_IORDY1 B29 I IDE_DREQ0 AC4 I IDE_DREQ1 C31 I IDE_DACK0# AD4 O IDE_DACK1# C30 O IRQ14 AF1 I IRQ15 AJ8 I 3.4.10 Universal Serial Bus ...
Page 60
Serial Ports (UARTs) Interface Signals Signal Name Ball No. Type SIN1 AG2 I SIN2 E28 SIN3 AK8 SOUT1 AF3 O SOUT2 D29 SOUT3 C11 RTS2# C30 O CTS2# C31 I DTR1#/BOUT1 AG1 O DTR2#/BOUT2 D28 RI2# AJ8 I ...
Page 61
Signal Definitions 3.4.12 Parallel Port Interface Signals Signal Name Ball No. Type ACK# B18 I AFD#/DSTRB# D22 O BUSY/WAIT# B17 I ERR# D21 I INIT# B21 O PD7 A18 I/O PD6 A20 PD5 C19 PD4 C18 PD3 C20 PD2 D20 ...
Page 62
Parallel Port Interface Signals (Continued) Signal Name Ball No. Type STB#/WRITE# A22 O 3.4.13 Fast Infrared (IR) Port Interface Signals Signal Name Ball No. Type IRRX1 AK8 I IRRX2/GPIO38 K28 I IRTX C11 O 62 Description Data Strobe. ...
Page 63
Signal Definitions 3.4.14 AC97 Audio Interface Signals Signal Name Ball No. Type BIT_CLK U30 I SDATA_OUT P29 O SDATA_IN U31 I SDATA_IN2 AL8 I SYNC P30 O AC97_CLK P31 O AC97_RST# U29 O PC_BEEP V31 O AMD Geode™ SC3200 Processor ...
Page 64
Power Management Interface Signals Signal Name Ball No. Type CLK32 AH8 O GPWIO0 AH6 I/O GPWIO1 AK5 GPWIO2 AJ6 LED# AL4 O ONCTL# AJ5 O PWRBTN# AH5 I PWRCNT1 AK6 O PWRCNT2 AL7 O THRM# AK4 I 64 ...
Page 65
Signal Definitions 3.4.16 GPIO Interface Signals Signal Name Ball No. Type GPIO0 D11 I/O GPIO1 D10 N30 GPIO6 D28 GPIO7 C30 GPIO8 C31 GPIO9 C28 GPIO10 B29 GPIO11 AJ8 GPIO12 N29 GPIO13 M29 GPIO14 D9 GPIO15 A8 GPIO16 V31 GPIO17 ...
Page 66
Debug Monitoring Interface Signals Signal Name Ball No. Type FPCICLK B18 O F_AD7 A18 O F_AD6 A20 O F_AD5 C19 O F_AD4 C18 O F_AD3 C20 O F_AD2 D20 O F_AD1 A21 O F_AD0 C21 O F_C/BE3# C17 ...
Page 67
Signal Definitions 3.4.18 JTAG Interface Signals (Continued) Signal Name Ball No. Type TRST# E29 I 3.4.19 Test and Measurement Interface Signals Signal Name Ball No. Type GXCLK V30 O TEST3 V30 O TEST2 AJ1 O TEST1 AG4 O TEST0 AH3 ...
Page 68
Power, Ground and No Connections Signal Name Ball No. AV C16 SSPLL2 AV AK3 SSPLL3 V A17 PLL2 V AJ4 PLL3 AV D27 CCUSB AV C27 SSUSB V AL3 BAT V AL5 SB V AL6 SBL V See ...
Page 69
General Configuration Block The General Configuration block includes registers for: • Pin Multiplexing and Miscellaneous Configuration • WATCHDOG Timer • High-Resolution Timer • Clock Generators A selectable interrupt is shared by all these functions. 4.1 Configuration Block Addresses Registers of ...
Page 70
Multiplexing, Interrupt Selection, and Base Address Registers The registers described inTable 4-2 are used to determine general configuration for the SC3200. These registers also indicate which multiplexed signals are issued via balls from Table 4-2. Multiplexing, Interrupt Selection, ...
Page 71
General Configuration Block Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued) Bit Description 25 AC97CKEN (Enable AC97_CLK Output). This bit enables the output drive of AC97_CLK (ball P31). 0: AC97_CLK output is HiZ. 1: AC97_CLK output is enabled. ...
Page 72
Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued) Bit Description 23 TFTPP (TFT/Parallel Port). Determines whether certain balls are used for TFT or PP/ACB1/FPCI. This bit is set power-on if the TFT_PRSNT strap (ball ...
Page 73
General Configuration Block Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued) Bit Description 21 IOCSEL (Select I/O Commands). Selects ball functions. Ball # 0: I/O Command Signals Name IOR# DOCR IOW# DOCW# ...
Page 74
Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued) Bit Description 12 TRDESEL (Select TRDE#). Selects ball function. Ball # 0: Sub-ISA Signal Name H1 / D11 TRDE# 11 EIDE (Enable IDE Outputs). This bit enables IDE output ...
Page 75
General Configuration Block Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued) Bit Description 16 Delay HSYNC. HSYNC delay by two TFT clock cycles. 0: There is no delay on HSYNC. 1: HYSNC is delayed twice by rising edge ...
Page 76
Table 4-2. Multiplexing, Interrupt Selection, and Base Address Registers (Continued) Bit Description 0 SDBE0 (Slave Disconnect Boundary Enable). Works in conjunction with the GX1 module’s PCI Control Function 2 Regis- ter (Index 41h), bit 1 (SDBE1). Sets boundaries for ...
Page 77
General Configuration Block 4.3 WATCHDOG The SC3200 includes a WATCHDOG function to serve as a fail-safe mechanism in case the system becomes hung. When triggered, the WATCHDOG mechanism returns the system to a known state by generating an interrupt, an ...
Page 78
WATCHDOG Interrupt The WATCHDOG interrupt (if configured and enabled) is routed to an IRQ signal. The IRQ signal is programmable via the INTSEL register (Offset 38h, described in Table 4-2 "Multiplexing, Interrupt Selection, and Base Address Regis- ters" on ...
Page 79
General Configuration Block Table 4-3. WATCHDOG Registers (Continued) Bit Description Offset 04h This register contains WATCHDOG status information. 7:4 Reserved. Write as read. 3 WDRST (WATCHDOG Reset Asserted). (Read Only) This bit is set to 1 when WATCHDOG Reset is ...
Page 80
Table 4-4. High-Resolution Timer Registers Bit Description Offset 08h-0Bh This register contains the current value of the High-Resolution Timer. 31:0 Current Timer Value. Offset 0Ch This register supplies the High-Resolution Timer status information. 7:1 Reserved. 0 TMSTS (TIMER Status). ...
Page 81
General Configuration Block 4.5 Clock Generators and PLLs This section describes the registers for the clocks required by the GX1 module, Core Logic module, and the Video Processor, and how these clocks are generated. See Fig- ure 4-2 for a ...
Page 82
MHz Crystal Oscillator The internal oscillator employs an external crystal con- nected to the on-chip amplifier. The on-chip amplifier is accessible on the X27I input and X27O output signals. See Figure 4-3 for the recommended external circuit ...
Page 83
General Configuration Block 4.5.2 GX1 Module Core Clock The core clock is generated by an Analog Delay Loop (ADL) clock generator from the internal Fast-PCI clock. The clock can be any whole-number multiple of the input clock between 4 and ...
Page 84
SuperI/O Clocks The SuperI/O module requires a 48 MHz input for Fast infrared (FIR), UART, and other functions. This clock is sup- plied by PLL4 using a multiplier value of 576/(108x3) to generate 48 MHz. 4.5.5 Core Logic ...
Page 85
General Configuration Block 4.5.7 Clock Registers Table 4-8 describes the registers of the clock generator and PLL. Table 4-8. Clock Generator Configuration Bit Description Offset 10h Maximum Core Clock Multiplier Register - MCCM (RO) This register holds the maximum core ...
Page 86
Table 4-8. Clock Generator Configuration (Continued) Bit Description Offset 1Eh-1Fh Core Clock Frequency Control Register - CCFC (R/W) This register controls the configuration of the core clock multiplier and the reference clocks. 15:14 Reserved. 13 Reserved. Must be set ...
Page 87
SuperI/O Module The SuperI/O (SIO) module is a PC98 and ACPI compliant SIO that offers a single-cell solution to the most commonly used ISA peripherals. The SIO module incorporates: two Serial Ports, an Infrared Communication Port that supports FIR, MIR, ...
Page 88
Features PC98 and ACPI Compliant • PnP Configuration Register structure • Flexible resource allocation for all logical devices: — Relocatable base address — 9 Parallel IRQ routing options — 3 optional 8-bit DMA channels (where applicable) Parallel Port ...
Page 89
SuperI/O Module 5.2 Module Architecture The SIO module comprises a collection of generic func- tional blocks. Each functional block is described in detail later in this chapter. The beginning of this chapter describes the SIO structure and provides all device ...
Page 90
Configuration Structure / Access This section describes the structure of the configuration register file, and the method of accessing the configuration registers. 5.3.1 Index-Data Register Pair The SIO configuration access is performed via an Index- Data register pair, ...
Page 91
SuperI/O Module Write accesses to unimplemented registers (i.e., accessing the Data register while the Index register points to a non- existing register or the LDN is 07h or higher than 08h), are ignored and a read returns 00h on all ...
Page 92
Standard Configuration Registers As illustrated in Figure 5-4, the Standard Configuration reg- isters are broadly divided into two categories: SIO Control and Configuration registers and Logical Device Control and Configuration registers (one per logical device, some are optional). ...
Page 93
SuperI/O Module Table 5-3 provides the bit definitions for the Standard Con- figuration registers. • All reserved bits return 0 on reads, except where noted otherwise. They must not be modified as such modifica- tion may cause unpredictable results. Use ...
Page 94
Table 5-3. Standard Configuration Registers (Continued) Bit Description Index 75h Indicates selected DMA channel for DMA 1 of the logical device (1 - the second DMA channel in case of using more than one DMA channel). 7:3 Reserved. 2:0 ...
Page 95
SuperI/O Module 5.4.1 SIO Control and Configuration Registers Table 5-4 lists the SIO Control and Configuration registers and Table 5-5 provides their bit formats. Table 5-4. SIO Control and Configuration Register Map Index Type Name 20h RO SID. SIO ID ...
Page 96
Logical Device Control and Configuration As described in Section 5.3.2 "Banked Logical Device Reg- isters" on page 90, each functional block is associated with a Logical Device Number (LDN). This section provides the register descriptions for each LDN. ...
Page 97
SuperI/O Module Bit Description Index F0h When any non-reserved bit in this register is set can be cleared only by hardware reset. 7 Block Standard RAM effect on Standard RAM access. (Default) 1: Read and ...
Page 98
LDN 01h - System Wakeup Control Table 5-8 lists registers that are relevant to the configura- tion of System Wakeup Control (SWC). These registers are Index Type Configuration Register or Action 30h R/W Activate. When bit 0 is ...
Page 99
SuperI/O Module 5.4.2.3 LDN 02h - Infrared Communication Port or Serial Port 3 Table 5-9 lists the configuration registers which affect the Infrared Communication Port or Serial Port 3 (IRCP/SP3). Index Type Configuration Register or Action 30h R/W Activate. See ...
Page 100
LDN 03h and 08h - Serial Ports 1 and 2 Serial Ports 1 and 2 are identical, except for their reset val- ues. Serial Port 1 is designated as LDN 03h and Serial Port 2 as LDN 08h. ...
Page 101
SuperI/O Module 5.4.2.5 LDN 05h and 06h - ACCESS.bus Ports 1 and 2 ACCESS.bus ports 1 and 2 (ACB1 and ACB2) are identi- cal. Each ACB is a two-wire synchronous serial interface compatible with the ACCESS.bus physical layer. ACB1 and ...
Page 102
LDN 07h - Parallel Port The Parallel Port supports all IEEE 1284 standard commu- nication modes: Compatibility (known also as Standard or SPP), Bidirectional (known also as PS/2), FIFO, EPP (known also as Mode 4) and ECP (with ...
Page 103
SuperI/O Module 5.5 Real-Time Clock (RTC) The RTC provides timekeeping and calendar management capabilities. The RTC uses a 32.768 KHz signal as the basic clock for timekeeping. It also includes 242 bytes of battery-backed RAM for general-purpose use. The RTC ...
Page 104
External Elements Choose C and C capacitors (see Figure 5-5 on page 1 2 103) to match the crystal’s load capacitance. The load capacitance C “seen” by crystal Y is comprised series with C and in ...
Page 105
SuperI/O Module 5.5.2.4 Timekeeping Data Format Time is kept in BCD or binary format, as determined by bit 2 (DM) of Control Register B (CRB), and in either 12 or 24- hour format, as determined by bit 1 of this ...
Page 106
Power Supply The device is supplied from two supply voltages, as shown in Figure 5-8: • System standby power supply voltage, V • Backup voltage, from low capacity Lithium battery A standby voltage from the external ...
Page 107
SuperI/O Module 5.5.2.7 System Power States The system power state may be No Power, Power On, Power Off or Power Failure. Table 5-18 indicates the power- source combinations for each state. No other power-source combinations are valid. In addition, the ...
Page 108
Interrupt Handling The RTC has a single Interrupt Request line which handles the following three interrupt conditions: • Periodic interrupt. • Alarm interrupt. • Update end interrupt. The interrupts are generated if the respective enable bits in the ...
Page 109
SuperI/O Module 5.5.3 RTC Registers The RTC registers can be accessed (see Section 5.4.2.1 "LDN 00h - Real-Time Clock" on page 96) at any time dur- ing normal operation mode (i.e.,when V ommended operation range). This access is disabled during ...
Page 110
Bit Description Index 03h 7:0 Minutes Alarm Data. Values can BCD format binary format. When bits 7 and 6 are both set to 1, unconditional match is selected. See ...
Page 111
SuperI/O Module Bit Description 3 Reserved. This bit is defined as “Square Wave Enable” by the MC146818 and is not supported by the RTC. This bit is always read Data Mode. This bit is reset at V ...
Page 112
Table 5-21. Divider Chain Control / Test Selection DV2 DV1 DV0 CRA6 CRA5 CRA4 Configuration Oscillator Disabled Normal Operation Test Divider Chain Reset Parameter ...
Page 113
SuperI/O Module 5.5.3.1 Usage Hints 1) Read bit 7 of CRD at each system power-up to vali- date the contents of the RTC registers and the CMOS RAM. When this bit is 0, the contents of these regis- ters and ...
Page 114
System Wakeup Control (SWC) The SWC wakes up the system by sending a power-up request to the ACPI controller in response to the following maskable system events: • Modem ring (RI2#) • Audio Codec event (SDATA_IN2) • Programmable ...
Page 115
SuperI/O Module 5.6.2 SWC Registers The SWC registers are organized in two banks. The offsets are related to a base address that is determined by the SWC Base Address Register in the logical device configu- ration. The lower three registers ...
Page 116
Table 5-29. Banks 0 and 1 - Common Control and Status Registers Bit Description Offset 00h Wakeup Events Status Register - WKSR (R/W1C) This register is set to 00h on power- 6.2.9.4 "Power Management Events" on page ...
Page 117
SuperI/O Module Table 5-30. Bank 1 - CEIR Wakeup Configuration and Control Registers Bit Description Bank 1, Offset 03h This register is set to 00h on power- 7:6 Reserved. 5:4 CEIR Protocol Select. 00: RC5 01: NEC/RCA 1x: ...
Page 118
Table 5-30. Bank 1 - CEIR Wakeup Configuration and Control Registers (Continued) Bit Description These two registers (IRWTR1L and IRWTR1H) define the low and high limits of time range 1 (see Table 5-26 on page 114). The values are ...
Page 119
SuperI/O Module 5.7 ACCESS.bus Interface The SC3200 has two ACCESS.bus (ACB) controllers. ACB is a two-wire synchronous serial interface compatible with the ACCESS.bus physical layer, Intel's SMBus, and Philips’ C™. The ACB can be configured as a bus ...
Page 120
Acknowledge (ACK) Cycle The ACK cycle consists of two signals: the ACK clock pulse sent by the master with each byte transferred, and the ACK signal sent by the receiving device (see Figure 5-15). The master generates the ...
Page 121
SuperI/O Module 5.7.4 Acknowledge After Every Byte Rule According to this rule, the master generates an acknowl- edge clock pulse after each byte transfer, and the receiver sends an acknowledge signal after every byte received. There are two exceptions to ...
Page 122
Sending the Address Byte When the device is the active master of the ACCESS.bus (ACBST[1] is set), it can send the address on the bus. The address sent should not be the device’s own address, as defined by ACBADDR[6:0] ...
Page 123
SuperI/O Module Master Error Detection The ACB detects illegal Start or Stop Conditions (i.e., a Start or Stop Condition within the data transfer, or the acknowledge cycle) and a conflict on the data lines of the ACCESS.bus illegal ...
Page 124
ACB Registers Each functional block is associated with a Logical Device Number (LDN) (see Section 5.3.2 "Banked Logical Device Registers" on page 90). ACCESS.Bus Port 1 is assigned Offset Type 00h R/W 01h R/W 02h R/W 03h R/W ...
Page 125
SuperI/O Module Bit Description 2 NMATCH (New Match). (R/W1C) Writing 0 to this bit is ignored. If ACBCTL1[2] is set, an interrupt is sent when this bit is set. 0: Software writes 1 to this bit. 1: Address byte follows ...
Page 126
Bit Description 4 ACK (Acknowledge). This bit is ignored in transmit mode. When the device acts as a receiver (slave or master), this bit holds the stop transmitting instruction that is transmitted during the next acknowledge cycle. 0: Cleared ...
Page 127
SuperI/O Module 5.8 Legacy Functional Blocks This section briefly describes the following blocks that pro- vide legacy device functions: • Parallel Port. (Similar to Parallel Port in the National Semiconductor PC87338.) • Serial Port 1 and Serial Port 2 (SP1 ...
Page 128
Table 5-35. Parallel Port Bit Map for First Level Offset Offset Name 7 000h DATAR AFIFO 001h DSR Printer Status 002h DCR RSVD 003h ADDR 004h DATA0 005h DATA1 006h DATA2 007h DATA3 400h CFIFO 400h DFIFO 400h TFIFO ...
Page 129
SuperI/O Module 5.8.2 UART Functionality (SP1 and SP2) Both SP1 and SP2 provide UART functionality. The generic SP1 and SP2 support serial data communication with remote peripheral device or modem using a wired inter- face. The functional blocks can function ...
Page 130
Offset Type 00h R/W 01h R/W 02h --- 03h W R/W 04h-07h --- 1. When bit 7 of ...
Page 131
SuperI/O Module Register Offset Name 7 00h RXD TXD 01h 1 IER 2 RSVD IER 02h 1 FEN[1:0] EIR 2 RSVD EIR FCR RXFTH[1:0] 03h 5 BKSE LCR 5 BKSE BSR 04h 1 MCR 2 MCR 05h LSR ER_INF 06h ...
Page 132
Register Offset Name 7 00h BGD(L) 01h BGD(H) 02h EXCR1 BTEST 03h BSR BKSE 04h EXCR2 LOCK 05h RSVD 06h RXFLV 07h TXFLV Register Offset Name 7 00h MRID 01h SH_LCR BKSE 02h SH_FCR RXFTH[1:0] 03h BSR BKSE 04h-07h ...
Page 133
SuperI/O Module 5.8.3 IR Communications Port (IRCP) / Serial Port 3 (SP3) Functionality This section describes the IRCP/SP3 support registers. The IRCP/SP3 functional block provides advanced, versa- tile serial communications features with IR capabilities. The IRCP/SP3 also supports two DMA ...
Page 134
BSR Bits ...
Page 135
SuperI/O Module Offset Type 00h RO 01h RO 02h RO 03h R/W 04h-07h --- Offset Type 00h RO 01h RO 02h R/W 03h R/W 04h R/W RO 05h R/W RO 06h R/W RO 07h R/W RO Offset Type 00h R/W ...
Page 136
Offset Type 00h R/W 01h R/W 02h R/W 03h R/W 04h R/W 05h-07h --- Offset Type 00h R/W 01h R/W 02h R/W 03h R/W 04h R/W 05h-06h --- 07h R/W Register Offset Name 7 00h RXD TXD 01h 1 ...
Page 137
SuperI/O Module Register Offset Name 7 00h LBGD(L) 01h LBGD(H) 02h RSVD 03h LCR BKSE BSR BKSE 04h-07h RSVD Register Offset Name 7 00h BGD(L) 01h BGD(H) 02h EXCR1 BTEST 03h BSR BKSE 04h EXCR2 LOCK 05h RSVD 06h TXFLV ...
Page 138
Register Offset Name 7 06h RFRML(L)/ RFRCC(L) 07h RFRML(H)/ RFRCC(H) Register Offset Name 7 00h SPR2 01h SPR3 02h RSVD 03h BSR BKSE 04h IRCR2 RSVD 05h FRM_ST VLD LOST_FR 06h RFRL(L)/ LSTFRC 07h RFRL(H) Register Offset Name 7 ...
Page 139
Core Logic Module The Core Logic module is an enhanced PCI-to-Sub-ISA bridge (South Bridge), this module is ACPI-compliant, and provides AT/Sub-ISA functionality. The Core Logic module also contains state-of-the-art power management. Two bus mastering IDE controllers are included for support ...
Page 140
Integrated Audio • AC97 Version 2.0 compliant interface to audio codecs • Secondary codec support • AMC97 codec support Video Processor Interface • Synchronous serial interface to the Video Processor • Translates video and clock control register accesses from ...
Page 141
Core Logic Module 6.2.1 Fast-PCI Interface to External PCI Bus The Core Logic module provides a PCI bus interface that is both a slave for PCI cycles initiated by the GX1 module or other PCI master devices, and a non-preemptive ...
Page 142
Video Retrace Interrupt Bit 7 of the “Serial Packet” can be used to generate an SMI whenever a video retrace occurs within the GX1 module. This function is normally not used for power management but for SoftVGA routines. ...
Page 143
Core Logic Module For example channel had one Mode 4 device and one Mode 0 device, then the Mode 4 device would have com- mand timings for Mode 0 and data timing for Mode 4. The Mode 0 ...
Page 144
UltraDMA/33 Mode The IDE controller of the Core Logic module supports UltraDMA/33. It utilizes the standard IDE Bus Master func- tionality to interface, initiate and control the transfer. UltraDMA/33 definition also incorporates a Cyclic Redun- dancy Checking (CRC) ...
Page 145
Core Logic Module 6.2.4 Universal Serial Bus The Core Logic module provides three complete, indepen- dent USB ports. Each port has a Data "Negative" and a Data "Positive" signal. The USB ports are Open Host Controller Interface (Open- HCI) compliant. ...
Page 146
Sub-ISA Bus Cycles The ISA bus controller issues multiple ISA cycles to satisfy PCI transactions that are larger than 16 bits. A full 32-bit read or write results in two 16-bit ISA transactions or four 8- bit ISA ...
Page 147
Core Logic Module REQ# GNT# FRAME# Fast-PCI 1 IRDY# TRDY# STOP# BALE ISA RD#, IOR GX1 transaction 2 - IDE bus master - starts and completes 3 - End of ISA cycle Figure 6-3. PCI to ISA Cycles ...
Page 148
ISA DMA DMA transfers occur between ISA I/O peripherals and sys- tem memory (i.e., not available externally). The data width can be either bits. Out of the seven DMA channels available, four are used for ...
Page 149
Core Logic Module 6.2.5.6 ROM Interface The Core Logic module positively decodes memory addresses 000F0000h-000FFFFFh FFFC0000h-FFFFFFFFh (256 KB) at reset. These memory cycles cause the Core Logic module to claim the cycle, and generate an ISA bus memory cycle with ...
Page 150
PCI FRAME# TRDY#, IRDY# GNT[x] ROMCS#, DOCCS#, IOCS0#, IOCS1# PAR, DEVSEL#,STOP# AD[31:0], C/BE[3:0]# Figure 6-6. PCI Change to Sub-ISA and Back 6.2.6 AT Compatibility Logic The Core Logic module integrates: • Two 8237-equivalent DMA controllers with full 32-bit addressing ...
Page 151
Core Logic Module DMA Transfer Modes Each DMA channel can be programmed for single, block, demand or cascade transfer modes. In the most commonly used mode, single transfer mode, one DMA cycle occurs per DRQ and the PCI bus is ...
Page 152
DMA Addressing Capability DMA transfers occur over the entire 32-bit address range of the PCI bus. This is accomplished by using the DMA con- troller’s 16-bit memory address registers in conjunction with an 8-bit DMA Low Page register and ...
Page 153
Core Logic Module 6.2.6.3 Programmable Interrupt Controller The Core Logic module contains two 8259A-equivalent programmable interrupt controllers, with eight interrupt request lines each, for a total of 16 interrupts. The PCI device supports all x86 modes of operation except Special ...
Page 154
PIC Interrupt Sequence A typical AT-compatible interrupt sequence is as follows. Any unmasked interrupt generates the internal INTR signal to the CPU. The interrupt controller then responds to the interrupt acknowledge (INTA) cycles from the CPU. On the first ...
Page 155
Core Logic Module 6.2.7.1 I/O Port 092h System Control I/O Port 092h allows for a fast keyboard assertion of an A20# SMI and a fast keyboard CPU reset. Decoding for this register may be disabled via F0 Index 52h[3]. The ...
Page 156
Power Management Logic The Core Logic module integrates advanced power man- agement features including idle timers for common system peripherals, address trap registers for programmable address ranges for I/O or memory accesses, four program- mable general purpose external ...
Page 157
Core Logic Module 6.2.9.2 Sleep States The SC3200 supports four Sleep states (SL1-SL3) and the Soft Off state (G2/S5). These states are fully compliant with the ACPI specification, revision 1.0. When the SLP_EN bit (F1BAR1+I/O Offset 0Ch[13]) is set to ...
Page 158
Power Planes Control The SC3200 supports up to three power planes. Three sig- nals are used to control these power planes. Table 6-6 describes the signals and when each is asserted. Table 6-6. Power Planes Control Signals vs. ...
Page 159
Core Logic Module Power Button The power button (PWRBTN#) input provides two events: a wake request, and a sleep request. For both these events, the PWRBTN# signal is debounced (i.e., the signal state is transferred only after ...
Page 160
Power Management Programming The power management resources provided by a com- bined GX1 module and Core Logic module based system supports a high efficiency power management implementa- tion. The following explanations pertain to a full-featured “notebook” power management ...
Page 161
Core Logic Module The automatic speedup events (video and IRQ) for Sus- pend Modulation should be used together with software- controlled speedup registers for major I/O events such as any access to the FDC, HDD, or parallel/serial ports, since these ...
Page 162
Peripheral Power Management The Core Logic module provides peripheral power man- agement using a combination of device idle timers, address traps, and general purpose I/O pins. Idle timers are used in conjunction with traps to support powering down ...
Page 163
Core Logic Module Power Management SMI Status Reporting Registers The Core Logic module updates status registers to reflect the SMI sources. Power management SMI sources are the device idle timers, address traps, and general purpose I/O pins. Power management events ...
Page 164
Power Management Programming Summary Table 6-9 provides a programming register summary for the power management timers, traps, and functions. For com- Table 6-9. Device Power Management Programming Summary Device Power Management Resource Enable Global Timer Enable 80h[0] Keyboard ...
Page 165
Core Logic Module 6.2.11 GPIO Interface GPIOs in the in the Core Logic module are pro- vided for system control. For further information, see Sec- tion 4.2 "Multiplexing, Interrupt Selection, and Base Address Registers" on page 70 ...
Page 166
Physical Region Descriptor Table Address Before the bus master starts a master transfer it must be pro- grammed with a pointer (PRD Table Address register Physical Region Descriptor Table. This pointer sets the start- ing memory location ...
Page 167
Core Logic Module 4) Read the SMI Status register to clear the Bus Master Error and End of Page bits (bits 1 and 0). Set the correct direction to the Read or Write Control bit (Command register bit 3). Note ...
Page 168
AC97 Codec Interface The AC97 codec (e.g., LM4548) is the master of the serial interface and generates the clocks to Core Logic module. Figure 6-13 shows the signal connections between two codecs and the SC3200: • Codec1 can ...
Page 169
Core Logic Module 6.2.12.3 VSA Technology Support Hardware The Core Logic module incorporates the required hard- ware in order to support the Virtual System Architecture (VSA) technology for capture and playback of audio using an external codec. This eliminates much ...
Page 170
In Fast Path Write, the Core Logic module responds to writes to the following addresses: 388h, 38Ah, 38Bh, 2x0h, 2x2h, and 2x8h. SMI# Asserted If Bit (External SMI) GX1 Module Core Logic Module F1BAR0+Memory Offset 02h ...
Page 171
Core Logic Module 6.2.12.4 IRQ Configuration Registers The Core Logic module provides the ability to set and clear IRQs internally through software control. If the IRQs are configured for software control, they do not respond to external hardware. There are ...
Page 172
LPC Interface Signal Definitions The LPC specification lists seven required and six optional signals for supporting the LPC interface. Many of the sig- nals are the same signals found on the PCI interface and do not require any ...
Page 173
Core Logic Module - PCI Configuration Space and Access Methods 6.3 Register Descriptions The Core Logic module is a multi-function module. Its reg- ister space can be broadly divided into three categories in which specific types of registers are located: ...
Page 174
Register Summary The tables in this subsection summarize the registers of the Core Logic module. Included in the tables are the regis- ter’s reset values and page references where the bit for- mats are found. Table 6-14. F0: ...
Page 175
Core Logic Module - Register Summary Table 6-14. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support Summary (Continued) Width F0 Index (Bits) Type Name 6Ch-6Fh 32 R/W ROM Mask Register 70h-71h 16 R/W IOCS1# Base Address Register 72h ...
Page 176
Table 6-14. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support Summary (Continued) Width F0 Index (Bits) Type Name B8h 8 RO DMA Shadow Register B9h 8 RO PIC Shadow Register BAh 8 RO PIT Shadow Register BBh ...
Page 177
Core Logic Module - Register Summary Table 6-15. F0BAR0: GPIO Support Registers Summary F0BAR0+ Width I/O Offset (Bits) Type Name 00h-03h 32 R/W GPDO0 — GPIO Data Out 0 Register 04h-07h 32 RO GPDI0 — GPIO Data In 0 Register ...
Page 178
Table 6-17. F1: PCI Header Registers for SMI Status and ACPI Support Summary Width F1 Index (Bits) Type Name 00h-01h 16 RO Vendor Identification Register 02h-03h 16 RO Device Identification Register 04h-05h 16 R/W PCI Command Register 06h-07h 16 ...
Page 179
Core Logic Module - Register Summary Table 6-19. F1BAR1: ACPI Support Registers Summary F1BAR1+ Width I/O Offset (Bits) Type Name 00h-03h 32 R/W P_CNT — Processor Control Register 04h 8 RO Reserved, do not read 05h 8 RO P_LVL3 — ...
Page 180
Table 6-20. F2: PCI Header Registers for IDE Controller Support Summary Width F2 Index (Bits) Type Name 00h-01h 16 RO Vendor Identification Register 02h-03h 16 RO Device Identification Register 04h-05h 16 R/W PCI Command Register 06h-07h 16 RO PCI ...
Page 181
Core Logic Module - Register Summary Table 6-21. F2BAR4: IDE Controller Support Registers Summary F2BAR4+ Width I/O Offset (Bits) Type 00h 8 R/W IDE Bus Master 0 Command Register — Primary 01h --- --- Not Used 02h 8 R/W IDE ...
Page 182
Table 6-23. F3BAR0: Audio Support Registers Summary F3BAR0+ Memory Width Offset (Bits) Type Name 00h-03h 32 R/W Codec GPIO Status Register 04h-07h 32 R/W Codec GPIO Control Register 08h-0Bh 32 R/W Codec Status Register 0Ch-0Fh 32 R/W Codec Command ...
Page 183
Core Logic Module - Register Summary Table 6-24. F5: PCI Header Registers for X-Bus Expansion Support Summary Width F5 Index (Bits) Type Name 00h-01h 16 RO Vendor Identification Register 02h-03h 16 RO Device Identification Register 04h-05h 16 R/W PCI Command ...
Page 184
Table 6-26. PCIUSB: USB PCI Configuration Register Summary PCIUSB Width Index (Bits) Type Name 00h-01h 16 RO Vendor Identification 02h-03h 16 RO Device Identification 04h-05h 16 R/W Command Register 06h-07h 16 R/W Status Register 08h 8 RO Device Revision ...
Page 185
Core Logic Module - Register Summary Table 6-27. USB_BAR: USB Controller Registers Summary USB_BAR0 +Memory Width Offset (Bits) Type Name 00h-03h 32 R/W HcRevision 04h-07h 32 R/W HcControl 08h-0Bh 32 R/W HcCommandStatus 0Ch-0Fh 32 R/W HcInterruptStatus 10h-13h 32 R/W HcInterruptEnable ...
Page 186
Table 6-28. ISA Legacy I/O Register Summary I/O Port Type Name DMA Channel Control Registers (Table 6-43) 000h R/W DMA Channel 0 Address Register 001h R/W DMA Channel 0 Transfer Count Register 002h R/W DMA Channel 1 Address Register ...
Page 187
Core Logic Module - Register Summary Table 6-28. ISA Legacy I/O Register Summary (Continued) I/O Port Type Name 487h R/W DMA Channel 0 High Page Register 489h R/W DMA Channel 6 High Page Register 48Ah R/W DMA Channel 7 High ...
Page 188
Chipset Register Space The Chipset Register Space of the Core Logic module is comprised of six separate functions (F0-F5), each with its own register space. Base Address Registers (BARs) in each PCI header register space set the base ...
Page 189
Core Logic Module - Bridge, GPIO, and LPC Registers - Function 0 Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description 4 Memory Write and Invalidate. Allow the Core Logic module to do memory ...
Page 190
Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 08h Index 09h-0Bh Index 0Ch 7:0 PCI Cache Line Size Register. This register sets the size of the PCI cache line, in increments ...
Page 191
Core Logic Module - Bridge, GPIO, and LPC Registers - Function 0 Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 40h 7:6 Reserved. Must be set Reserved. Must be ...
Page 192
Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description 1 Power Management Configuration Trap. If this bit is set to 1 and an access occurs to one of the configuration registers in PCI ...
Page 193
Core Logic Module - Bridge, GPIO, and LPC Registers - Function 0 Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description 2 IDE Reset. Reset IDE bus. 0: Disable. 1: Enable (drive IDE_RST# low). ...
Page 194
Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 4Ch-4Fh 31:0 Top of System Memory. Highest address in system used to determine active decode for external PCI mastered memory cycles ...
Page 195
Core Logic Module - Bridge, GPIO, and LPC Registers - Function 0 Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 52h 7 Snoop Fast Keyboard Gate A20 and Fast Reset. Enables the ...
Page 196
Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 54h-59h Index 5Ah Indicates PCI positive or negative decoding for various I/O ports on the ISA bus. Note: Positive decoding by the Core ...
Page 197
Core Logic Module - Bridge, GPIO, and LPC Registers - Function 0 Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description 4 Secondary IDE Controller Positive Decode. Selects PCI positive or subtractive decoding for ...
Page 198
Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 60h-63h 31:8 Reserved. Must be set SUSP_3V Shut Down PLL5. Allow internal SUSP_3V to shut down PLL5. 0: Clock generator ...
Page 199
Core Logic Module - Bridge, GPIO, and LPC Registers - Function 0 Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 70h-71h 15:0 I/O Chip Select 1 Base Address. This 16-bit value represents ...
Page 200
Table 6-29. F0: PCI Header/Bridge Configuration Registers for GPIO and LPC Support (Continued) Bit Description Index 78h-7Bh 31:0 DiskOnChip Chip Select Base Address. This 32-bit value represents the memory base address used to enable assertion of DOCCS# (BGU481 ball ...