SC3200UFH-266F AMD (ADVANCED MICRO DEVICES), SC3200UFH-266F Datasheet - Page 252
SC3200UFH-266F
Manufacturer Part Number
SC3200UFH-266F
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet
1.SC3200UFH-266F.pdf
(428 pages)
Specifications of SC3200UFH-266F
Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / Rohs Status
Compliant
- Current page: 252 of 428
- Download datasheet (4Mb)
252
Offset 14h
Offset 15h
Bit
7:4
3
2
1
0
7
6
5
4
3
2
1
0
Description
Reserved. Must be set to 0.
Reserved.
GPWIO2_POL. Select GPWIO2 polarity.
0: Active high
1: Active low
GPWIO1_POL. Select GPWIO1 polarity.
0: Active high
1: Active low
GPWIO0_POL. Select GPWIO0 polarity.
0: Active high
1: Active low
Reserved.
GPWIO_SMIEN2. Allow GPWIO2 to generate an SMI.
0: Disable. (Default)
1: Enable.
A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.
Bit 2 of this register must be set to 0 (input) for GPWIO2 to be able to generate an SMI.
If asserted, this bit overrides the setting of F1BAR1+I/O Offset 12h[10] and its status is reported in F1BAR0+I/O Offset 00h/
02h[0].
GPWIO_SMIEN1. Allow GPWIO1 to generate an SMI.
0: Disable. (Default)
1: Enable.
See F1BAR1+I/O Offset 07h[3] for debounce information.
Bit 1 of this register must be set to 0 (input) for GPWIO1 to be able to generate an SMI.
If asserted, this bit overrides the setting of F1BAR1+I/O Offset 12h[9] and its status is reported in F1BAR0+I/O Offset 00h/
02h[0].
GPWIO_SMIEN0. Allow GPWIO0 to generate an SMI.
0: Disable. (Default)
1: Enable.
See F1BAR1+I/O Offset 07h[3] for debounce information.
Bit 0 of this register must be set to 0 (input) for GPWIO0 to be able to generate an SMI.
If enabled, this bit overrides the setting of F1BAR1+I/O Offset 12h[8] and its status is reported in F1BAR0+I/O Offset 00h/
02h[0].
Reserved.
GPWIO2_DIR. Selects the direction of GPWIO2.
0: Input.
1: Output.
GPWIO1_DIR. Selects the direction of GPWIO1.
0: Input.
1: Output.
GPWIO0_DIR. Selects the direction of the GPWIO0.
0: Input.
1: Output.
Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)
32581C
GPWIO Control Register 1 (R/W)
GPWIO Control Register 2 (R/W)
Core Logic Module - SMI Status and ACPI Registers - Function 1
AMD Geode™ SC3200 Processor Data Book
Reset Value: 00h
Reset Value: 00h
Related parts for SC3200UFH-266F
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Geode-tm Sc3200 Processor
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
Part Number:
Description:
AMD-K6-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet: