IDT72V283L7-5PF9 IDT, Integrated Device Technology Inc, IDT72V283L7-5PF9 Datasheet - Page 26
![](/photos/31/30/313074/80pin_tqfp_sml.jpg)
IDT72V283L7-5PF9
Manufacturer Part Number
IDT72V283L7-5PF9
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT72V283L7-5PF9.pdf
(45 pages)
Specifications of IDT72V283L7-5PF9
Configuration
Dual
Density
576Kb
Access Time (max)
5ns
Word Size
9/18Bit
Organization
32Kx18/64Kx9
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
133.3MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.15V
Operating Supply Voltage (max)
3.45V
Supply Current
30@9BIT/35@18BITmA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
80
Lead Free Status / Rohs Status
Not Compliant
NOTES:
1. t
2. LD = HIGH.
3. First data word latency: t
NOTES:
1. t
2. LD = HIGH, EF = HIGH
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC II
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
D
Q
Q
D
WCLK
WCLK
0
0
RCLK
RCLK
0
of WCLK and the rising edge of RCLK is less than t
of the RCLK and the rising edge of the WCLK is less than t
0
WEN
SKEW1
WEN
SKEW1
REN
REN
- Q
- D
- Q
- D
OE
FF
EF
n
n
n
n
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH (after one RCLK cycle plus t
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus t
t
ENS
DATA IN OUTPUT REGISTER
t
ENS
t
SKEW1
t
SKEW1
t
OLZ
ENH
t
Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)
REF
t
A
(1)
t
OE
+ 1*T
RCLK
t
t
SKEW1
ENH
t
ENS
t
t
DS
A
+ t
D
1
(1)
REF
0
NO WRITE
Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)
NO OPERATION
.
t
t
DHS
ENH
SKEW1
LAST WORD
1
, then EF deassertion may be delayed one extra RCLK cycle.
SKEW1
2
t
, then the FF deassertion may be delayed one extra WCLK cycle.
WFF
t
t
DS
OHZ
t
t
DS
ENS
D
DX
1
NO OPERATION
t
CLKH
t
WFF
t
t
ENH
DH
DATA READ
26
t
t
DH
CLK
2
TM
t
CLKL
t
CLKH
t
t
NARROW BUS FIFO
REF
ENS
t
OLZ
t
SKEW1
t
CLK
(1)
t
CLKL
t
ENS
t
ENH
LAST WORD
t
A
1
NO WRITE
t
ENH
t
A
COMMERCIAL AND INDUSTRIAL
WFF
REF
2
t
WFF
). If the time between the rising edge
). If the time between the rising edge
TEMPERATURE RANGES
t
FEBRUARY 11, 2009
ENS
t
DS
NEXT DATA READ
D
0
DX+1
t
WFF
t
REF
t
t
ENH
A
4666 drw10
t
DH
4666 drw11
D
1