CY7C43643-10AC Cypress Semiconductor Corp, CY7C43643-10AC Datasheet - Page 4

• Manufacturer Part Number: CY7C43643-10AC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C43643-10AC

• Density: 32Kb
• Word Size: 36b
• Sync/async: Synchronous
• Expandable: Yes
• Package Type: TQFP
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 128
• Lead Free Status / Rohs Status: Not Compliant

Document #: 38-06021 Rev. *B
Pin Definitions
FS1/SEN
FS0/SD
MBA
MBB
MBF1
MBF2
MRS1
MRS2
PRS
RT
SIZE
SPM
W/RA
W/RB
Signal Name
Flag Offset
Select 1/Serial
Enable
Flag Offset
Select 0/Serial
Data
Port A Mailbox
Select
Port B Mailbox
Select
Mail1 Register
Flag
Mail2 Register
Flag
Master Reset
Master Reset
Partial Reset
Retransmit
Bus Size Select
Serial
Programming
Port A
Write/Read
Select
Port B
Write/Read
Select
Description
(continued)
I/O
O MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the Mail1
O MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the Mail2
I
I
I
I
I
I
I
I
I
I
I
I
FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register
programming. During Master Reset, FS1/SEN and FS0/SD, together with SPM, select
the flag offset programming method. Three offset register programming methods are
available: automatically load one of three preset values (8, 16, or 64), parallel load from
Port A, and serial load. When serial load is selected for flag offset register programming,
FS1/SEN is used as an enable synchronous to the LOW-to-HIGH transition of CLKA.
When FS1/SEN is LOW, a rising edge on CLKA loads the bit present on FS0/SD into
the X and Y registers. The number of bit writes required to program the offset registers
is 20 for the CY7C43643, 24 for the CY7C43663, and 28 for the CY7C43683. The first
bit write stores the Y-register MSB and the last bit write stores the X-register LSB.
A HIGH level on MBA chooses a mailbox register for a Port A read or write operation.
A HIGH level on MBB chooses a mailbox register for a Port B read or write operation.
When a read operation is performed on Port B, a HIGH level on MBB selects data from
the Mail1 register for output and a LOW level selects FIFO output register data for output.
Data can only be written into Mail 2 register through Port B (MBB HIGH) and not into
the FIFO memory.
register. Writes to the Mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH
by a LOW-to-HIGH transition of CLKB when a Port B read is selected and MBB is HIGH.
MBF1 is set HIGH following either a Master or Partial Reset.
register. Writes to the Mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH
by a LOW-to-HIGH transition of CLKA when a Port A read is selected and MBA is HIGH.
MBF2 is set HIGH following either a Master or Partial Reset of FIFO2.
A LOW on this pin initializes the FIFO read and write pointers to the first location
of memory and sets the Port B output register to all zeroes. A LOW pulse on MRS1
selects the programming method (serial or parallel) and one of three programmable flag
default offsets. It also configures Port B for bus size and endian arrangement. Four
LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must
occur while MRS1 is LOW.
A LOW on this pin initializes the Mail2 register.
A LOW on this pin initializes the FIFO read and write pointers to the first location
of memory and sets the Port B output register to all zeroes. During Partial Reset, the
currently selected bus size, endian arrangement, programming method (serial or
parallel), and programmable flag settings are all retained.
A LOW strobe on this pin will retransmit data on the FIFO. This is achieved by
bringing the read pointer back to location zero. The user will still need to perform read
operation to retransmit the data. Retransmit function applies to CY standard mode only.
A HIGH on this pin when BM is HIGH selects byte bus (9-bit) size on Port B. A LOW
on this pin when BM is HIGH selects word (18-bit) bus size. SIZE works with BM and
BE to select the bus size and endian arrangement for Port B. The level of SIZE must be
static throughout device operation.
A LOW on this pin selects serial programming of partial flag offsets. A HIGH on
this pin selects parallel programming or default offsets (8, 16, or 64).
A HIGH selects a write operation and a LOW selects a read operation on Port A
for a LOW-to-HIGH transition of CLKA. The A
state when W/RA is HIGH.
A LOW selects a write operation and a HIGH selects a read operation on Port B
for a LOW-to-HIGH transition of CLKB. The B
state when W/RB is LOW.
Function
0–35
0–35
outputs are in the high-impedance
outputs are in the high-impedance
CY7C43643
CY7C43663
CY7C43683
Page 4 of 29
[+] Feedback