ICM7170AIBG Intersil, ICM7170AIBG Datasheet
ICM7170AIBG
Specifications of ICM7170AIBG
Available stocks
Related parts for ICM7170AIBG
ICM7170AIBG Summary of contents
Page 1
... ICM7170IPG -40× to 85× ICM7170IBG -40× to 85× ICM7170AIPG -40× to 85× ICM7170AIBG -40× to 85× NOTE: “A” Parts Screened to <5µA I CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 321-724-7143 Intersil (and design registered trademark of Intersil Americas Inc. ...
Page 2
Pinouts ICM7170 (PDIP) TOP VIEW WR 1 ALE OSC OUT 9 OSC IN 10 INT SOURCE 11 INTERRUPT 12 Functional Block Diagram µP WR ...
Page 3
Absolute Maximum Ratings T A Supply Voltage ...
Page 4
AC Electrical Specifications Load Capacitance = 150pF, V PARAMETER READ CYCLE TIMING READ to DATA Valid ADDRESS Valid to DATA Valid, t ACC READ Cycle Time, t CYC Read High Time ...
Page 5
Timing Diagrams (Continued A4 FIGURE 2. WRITE CYCLE TIMING FOR NON-MULTIPLEXED BUS (ALE = A4 D7, CS ALE RD FIGURE 3. READ CYCLE TIMING FOR MULTIPLEXED BUS (WR ...
Page 6
Pin Descriptions SIGNAL PIN NUMBER WR ALE CS A4-A0 OSC OUT OSC IN INT SOURCE INTERRUPT V (GND BACKUP COMMAND REGISTER ADDRESS (10001b, 11h) WRITE-ONLY n/a n/a Normal/Test Mode ...
Page 7
TABLE 3. ADDRESS CODES AND FUNCTIONS (Continued) ADDRESS HEX NOTES: Addresses 10010 to 11111 (12h to 1Fh) ...
Page 8
PERIODIC INT’ MASK BITS INTERRUPT MASK D7 D6 REGISTER NOT USED INTERRUPT STATUS D7 D6 REGISTER GLOBAL INTERRUPT FLAG BIT The interrupt status register, when read, indicates the cause of the interrupt and resets itself on the rising edge of ...
Page 9
POSITIVE SUPPLY RAIL (+5V PIN 23 BATTERY R2 V BACK 2K PIN PIN 13 DIGITAL GROUND FIGURE 6. SIMPLIFIED ICM7170 BATTERY BACKUP CIRCUIT Time Synchronization Time synchronization is achieved through bit D3 of the Command ...
Page 10
OSC IN OSC OUT 10 9 ICM7170 FIGURE 8. ORIGINAL OSCILLATOR CONFIGURATION The new load configuration (Figure 6) allows these two conditions to be met independently. The two load capacitors, C1 and C2, provide a ...
Page 11
I/O block address decoder. DS1 selects the interrupt priority used to isolate the ICM7170 from the PC databus for test purposes only required on heavily-loaded TTL databuses - the ICM7170 can drive most ...
Page 12
General Notes 1.TIME ACCESS - To update the present time registers (Hex 07) the / register must be read first. The 7 real time counter 100 registers (Hours, Minutes, Seconds, Month, Date, Day, and Year) data are ...
Page 13
Dual-In-Line Plastic Packages (PDIP INDEX N/2 AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between ...
Page 14
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...