EPM7160STI100-10 Altera, EPM7160STI100-10 Datasheet - Page 50
![IC MAX 7000 CPLD 160 100-TQFP](/photos/6/70/67055/544-100-tqfp_sml.jpg)
EPM7160STI100-10
Manufacturer Part Number
EPM7160STI100-10
Description
IC MAX 7000 CPLD 160 100-TQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet
1.EPM7064STC44-10.pdf
(66 pages)
Specifications of EPM7160STI100-10
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
10
Number Of Macrocells
160
Number Of Gates
3200
Number Of I /o
84
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
10
Family Name
MAX 7000S
# Macrocells
160
Number Of Usable Gates
3200
Frequency (max)
125MHz
Propagation Delay Time
10ns
Number Of Logic Blocks/elements
10
# I/os (max)
84
Operating Supply Voltage (typ)
5V
In System Programmable
Yes
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2052
EPM7160STI100-10
EPM7160STI100-10
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7160STI100-10
Manufacturer:
ALTERA
Quantity:
5 530
Part Number:
EPM7160STI100-10
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPM7160STI100-10N
Manufacturer:
ALTERA
Quantity:
1 000
Company:
Part Number:
EPM7160STI100-10N
Manufacturer:
ALTERA
Quantity:
5 530
Company:
Part Number:
EPM7160STI100-10N
Manufacturer:
ALTERA31
Quantity:
217
Part Number:
EPM7160STI100-10N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
50
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
H
FSU
FH
RD
COMB
IC
EN
GLOB
PRE
CLR
PIA
LPA
Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
PIA delay
Low-power adder
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
CCIO
= 3.3 V ± 10% for commercial and industrial use.
(7)
(8)
Conditions
LAD
, t
LAC
, t
IC
, t
EN
, t
Min
1.7
2.3
0.7
SEXP
-7
, t
Max
ACL
10.0
Note (1)
1.4
1.2
3.2
3.1
2.5
2.7
2.7
2.4
, and t
Speed Grade
Min
3.0
3.0
0.5
CPPW
-10
Table
LAD
parameters for macrocells
Max
11.0
5.0
2.0
2.0
5.0
1.0
3.0
3.0
1.0
parameter into the signal
14. See
Min
Altera Corporation
4.0
2.0
1.0
Figure 13
-15
LPA
Max
13.0
1.0
1.0
6.0
6.0
1.0
4.0
4.0
2.0
parameter
for more
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns