EP1C3T100I7N Altera, EP1C3T100I7N Datasheet - Page 50

IC CYCLONE FPGA 2910 LE 100-TQFP

EP1C3T100I7N

Manufacturer Part Number
EP1C3T100I7N
Description
IC CYCLONE FPGA 2910 LE 100-TQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells
2910
Number Of Labs/clbs
291
Total Ram Bits
59904
Number Of I /o
65
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
100-TQFP, 100-VQFP
Family Name
Cyclone®
Number Of Logic Blocks/elements
2910
# I/os (max)
65
Frequency (max)
320.1MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
2910
Ram Bits
59904
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1663

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C3T100I7N
Manufacturer:
ALTERA42
Quantity:
735
Part Number:
EP1C3T100I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C3T100I7N
Manufacturer:
ALTERA
0
Part Number:
EP1C3T100I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C3T100I7N
0
Company:
Part Number:
EP1C3T100I7N
Quantity:
540
Part Number:
EP1C3T100I7NL
Manufacturer:
PHI
Quantity:
6 219
Cyclone Device Handbook, Volume 1
Figure 2–31. Control Signal Selection per IOE
2–44
Preliminary
Dedicated I/O
Clock [5..0]
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
io_coe
io_csclr
io_caclr
io_cce_out
io_cce_in
io_cclk
In normal bidirectional operation, you can use the input register for input
data requiring fast setup times. The input register can have its own clock
input and clock enable separate from the OE and output registers. The
output register can be used for data requiring fast clock-to-output
performance. The OE register is available for fast clock-to-output enable
timing. The OE and output register share the same clock source and the
same clock enable source from the local interconnect in the associated
LAB, dedicated I/O clocks, or the column and row interconnects.
Figure 2–32
shows the IOE in bidirectional configuration.
clk_in
clk_out
ce_in
ce_out
aclr/preset
Altera Corporation
sclr/preset
May 2008
oe

Related parts for EP1C3T100I7N