EP2S30F484C3N Altera, EP2S30F484C3N Datasheet - Page 103
![IC STRATIX II FPGA 30K 484-FBGA](/photos/6/72/67258/544-484-fbga_sml.jpg)
EP2S30F484C3N
Manufacturer Part Number
EP2S30F484C3N
Description
IC STRATIX II FPGA 30K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet
1.EP2S15F484I4N.pdf
(238 pages)
Specifications of EP2S30F484C3N
Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
No. Of Macrocells
33880
Family Type
Stratix II
No. Of I/o's
342
Clock Management
DLL, PLL
I/o Supply Voltage
3.6V
Operating Frequency Max
550MHz
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1890
EP2S30F484C3N
EP2S30F484C3N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2S30F484C3N
Manufacturer:
ALTERA
Quantity:
591
Part Number:
EP2S30F484C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
May 2007
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
VCCSEL
(V
VCCSEL
(V
VCCSEL
(nCE Powered by V
Stratix II
Table 2–19. Board Design Recommendations for nCEO
Table 2–20. Supported TDO/TDI Voltage Combinations (Part 1 of 2)
nCE Input Buffer Power in I/O
C C I O
C C I O
Device
Input buffer is 3.3-V tolerant.
The nCEO output buffer meets V
Input buffer is 2.5-V tolerant.
The nCEO output buffer meets V
Input buffer is 1.8-V tolerant.
An external 250-Ω pull-up resistor is not required, but recommended if signal levels on the board are not optimal.
Bank 3 = 1.5 V)
Bank 3 = 1.8 V)
Table
high
high
low
Bank 3
2–19:
Always
V
Buffer Power
C C P D
TDI Input
C C P D
(3.3V)
= 3.3V)
For JTAG chains, the TDO pin of the first device drives the TDI pin of the
second device in the chain. The V
(TCK, TMS, TDI, and TRST) is internally hardwired to GND selecting the
3.3-V/2.5-V input buffer powered by V
V
for TDI on the second device, but that may not be possible depending on
the application.
ensure proper JTAG chain operation.
V
CCIO
C C I O
v
O H
OH
of the TDO bank from the first device to match the V
v
v
= 3.3 V V
V
(MIN) = 2.0 V.
(1)
(MIN) = 2.4 V.
3.3 V
C C I O
(1),
(1),
v
(2)
(2)
=
Stratix II TDO V
Table 2–20
Stratix II nCEO V
C C I O
v
v
v
V
= 2.5 V V
v
2.5 V
(2)
C C I O
(3),
(3),
(4)
(4)
(4)
=
contains board design recommendations to
C C I O
CCIO
C C I O
Voltage Level in I/O Bank 4
CCSEL
v
Voltage Level in I/O Bank 7
V
= 1.8 V V
v
v
(3)
1.8 V
C C I O
Stratix II Device Handbook, Volume 1
v
CCPD
input on JTAG input I/O cells
(5)
(6)
=
. The ideal case is to have the
Level shifter
C C I O
required
Level shifter
required
V
= 1.5 V V
1.5 V
C C I O
v
v
Stratix II Architecture
=
CCSEL
Level shifter
C C I O
Level shifter
Level shifter
required
required
required
V
settings
1.2 V
C C I O
v
= 1.2 V
2–95
=