XC5VSX35T-1FFG665C Xilinx Inc, XC5VSX35T-1FFG665C Datasheet - Page 57

IC FPGA VIRTEX-5 35K 665FCBGA

XC5VSX35T-1FFG665C

Manufacturer Part Number
XC5VSX35T-1FFG665C
Description
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr

Specifications of XC5VSX35T-1FFG665C

Total Ram Bits
3096576
Number Of Logic Elements/cells
34816
Number Of Labs/clbs
2720
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
No. Of Logic Blocks
5440
No. Of Gates
35000
Family Type
Virtex-5 SXT
No. Of Speed Grades
1
No. Of I/o's
360
Clock Management
PLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1566

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VSX35T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX35T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VSX35T-1FFG665C
Manufacturer:
XILINX
Quantity:
11
Part Number:
XC5VSX35T-1FFG665C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VSX35T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX35T-1FFG665CS1
Manufacturer:
AVAGO
Quantity:
4 902
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Dynamic Reconfiguration Ready Output - DRDY
Table 2-4: DCM Status Mapping to DO Bus (Continued)
When LOCKED is Low (during reset or the locking process), all the status signals are
deasserted Low.
The dynamic reconfiguration ready (DRDY) output pin provides the response to the DEN
signal for the DCM’s dynamic reconfiguration feature. Further information on the DRDY
pin is available in the dynamic reconfiguration section in the Virtex-5 FPGA Configuration
Guide.
DO[3]
DO[15:4]
DO Bit
CLKFB stopped
Not assigned
Status
www.xilinx.com
Asserted when the feedback clock is stopped (CLKFB
remains High or Low for one or more clock cycles). The
DO[3] CLKFB stopped status is asserted within six
CLKIN cycles after CLKFB is stopped. CLKFB stopped
will deassert within six CLKIN cycles when CLKFB
resumes after being stopped momentarily. An
occasionally skipped CLKFB does not affect the DCM
operation. However, stopping CLKFB for a long time
can result in the DCM losing LOCKED. When LOCKED
is lost, the DCM needs to be reset to resume operation.
When the DLL portion of the DCM is not used (for
example, when using CLKFX output only), the CLKFB
can be left unconnected. In this case, DO[3] is
deasserted.
Description
DCM Ports
57

Related parts for XC5VSX35T-1FFG665C