EP2SGX30DF780I4N Altera, EP2SGX30DF780I4N Datasheet - Page 234

IC STRATIX II GX 30K 780-FBGA

EP2SGX30DF780I4N

Manufacturer Part Number
EP2SGX30DF780I4N
Description
IC STRATIX II GX 30K 780-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX30DF780I4N

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
361
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2177

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EP2SGX30DF780I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
50
Part Number:
EP2SGX30DF780I4N
Manufacturer:
ALTERA
Quantity:
20 000
Timing Model
4–64
Stratix II GX Device Handbook, Volume 1
LVTTL
LVCMOS
2.5 V
1.8 V
1.5 V
PCI
PCI-X
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
1.8-V HSTL Class I
Table 4–54. Timing Measurement Methodology for Input Pins (Part 1 of 2)
(6)
(5)
(5)
(5)
(6)
(5)
(5)
I/O Standard
Figure 4–10. Measurement Setup for t
Table 4–54
Din
Din
OE
OE
specifies the input timing measurement setup.
V
CCIO
3.135
3.135
2.375
1.710
1.425
2.970
2.970
2.325
2.325
1.660
1.660
1.660
(V)
Measurement Conditions
t
t
1 MΩ
1 MΩ
ZX
ZX
V
, Tristate to Driving High
Dout
, Tristate to Driving Low
Dout
1.163
1.163
0.830
0.830
0.830
REF
(V)
Dout
Dout
zx
Din
Din
OE
OE
Edge Rate (ns)
Disable
Disable
3.135
3.135
2.375
1.710
1.425
2.970
2.970
2.325
2.325
1.660
1.660
1.660
Notes
Enable
Enable
½ V
½ V
(1), (2), (3),
CCINT
CCINT
Measurement Point
t
t
zh
zl
Altera Corporation
VMEAS (V)
1.5675
1.5675
1.1875
0.7125
1.1625
1.1625
0.855
1.485
1.485
0.83
0.83
0.83
June 2009
(4)
½ V
½ V
“1”
“0”
CCIO
CCIO

Related parts for EP2SGX30DF780I4N