EP2SGX30DF780I4N Altera, EP2SGX30DF780I4N Datasheet - Page 32

• Manufacturer Part Number: EP2SGX30DF780I4N
• Description: IC STRATIX II GX 30K 780-FBGA
• Manufacturer: Altera
• Series: Stratix® II GXr

Specifications of EP2SGX30DF780I4N

• Number Of Logic Elements/cells: 33880
• Number Of Labs/clbs: 1694
• Total Ram Bits: 1369728
• Number Of I /o: 361
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Other names: 544-2177

Transceivers
Figure 2–19. Before and After the Channel Aligner
2–24
Stratix II GX Device Handbook, Volume 1
Lane 3
Lane 3
Lane 2
Lane 1
Lane 0
Lane 1
The rx_syncstatus signal is not available in bit-slipping mode.
Channel Aligner
The channel aligner is available only in XAUI mode and aligns the signals
of all four channels within a transceiver. The channel aligner follows the
IEEE 802.3ae, clause 48 specification for channel bonding.
The channel aligner is a 16-word FIFO buffer with a state machine
controlling the channel bonding process. The state machine looks for an
/A/ (/K28.3/) in each channel, and aligns all the /A/ code groups in the
transceiver. When four columns of /A/ (denoted by //A//) are
detected, the rx_channelaligned signal goes high, signifying that all
the channels in the transceiver have been aligned. The reception of four
consecutive misaligned /A/ code groups restarts the channel alignment
sequence and sends the rx_channelaligned signal low.
Figure 2–19
the aligned channels after the channel aligner.
Lane 0
Lane 2
K
K
K
K
K
K
K
K
K
K
K
shows misaligned channels before the channel aligner and
K
K
K
R
R
R
R
R
K
R
K
A
A
A
A
A
R
A
R
K
K
K
K
K
A
K
A
R
R
R
R
R
K
R
K
R
R
R
R
R
R
R
R
K
K
K
K
K
R
K
R
K
K
K
K
K
K
K
K
R
R
R
R
R
K
R
K
K
K
K
K
K
R
K
R
R
R
R
R
R
Altera Corporation
K
R
K
October 2007
R
R