EP1S25F780C5 Altera, EP1S25F780C5 Datasheet - Page 114
EP1S25F780C5
Manufacturer Part Number
EP1S25F780C5
Description
IC STRATIX FPGA 25K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S25F780C5
Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
597
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
25660
# I/os (max)
597
Frequency (max)
500MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1120
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S25F780C5
Manufacturer:
AT
Quantity:
186
Company:
Part Number:
EP1S25F780C5
Manufacturer:
ALTERA
Quantity:
315
Company:
Part Number:
EP1S25F780C5
Manufacturer:
ALTERA
Quantity:
3 000
Company:
Part Number:
EP1S25F780C5AA
Manufacturer:
ALTERA
Quantity:
269
Company:
Part Number:
EP1S25F780C5N
Manufacturer:
ALTERA
Quantity:
3 000
PLLs & Clock Networks
Figure 2–57. extclkena Signals
2–100
Stratix Device Handbook, Volume 1
COUNTER
OUTPUT
CLKENA
CLKOUT
resynchronization or relock period. The clkena signal can also disable
clock outputs if the system is not tolerant to frequency overshoot during
resynchronization.
The extclkena signals work in the same way as the clkena signals, but
they control the external clock output counters (e0, e1, e2, and e3). Upon
re-enabling, the PLL does not need a resynchronization or relock period
unless the PLL is using external feedback mode. In order to lock in
external feedback mode, the external output must drive the board trace
back to the FBIN pin.
Fast PLLs
Stratix devices contain up to eight fast PLLs with high-speed serial
interfacing ability, along with general-purpose features.
shows a diagram of the fast PLL.
Altera Corporation
Figure 2–58
July 2005