EP2S60F672C5 Altera, EP2S60F672C5 Datasheet - Page 182
![IC STRATIX II FPGA 60K 672-FBGA](/photos/6/72/67292/544-672-fbga_sml.jpg)
EP2S60F672C5
Manufacturer Part Number
EP2S60F672C5
Description
IC STRATIX II FPGA 60K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet
1.EP2S15F484I4N.pdf
(238 pages)
Specifications of EP2S60F672C5
Number Of Logic Elements/cells
60440
Number Of Labs/clbs
3022
Total Ram Bits
2544192
Number Of I /o
492
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
60440
# I/os (max)
492
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
60440
Ram Bits
2544192
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
For Use With
544-1700 - DSP KIT W/STRATIX II EP2S60N544-1697 - NIOS II KIT W/STRATIX II EP2S60N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1128
EP2S60F672C5ES
EP2S60F672C5ES
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2S60F672C5
Manufacturer:
SMARTLINK
Quantity:
8
Company:
Part Number:
EP2S60F672C5N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S60F672C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Timing Model
5–46
Stratix II Device Handbook, Volume 1
t
t
t
t
t
t
t
t
t
t
t
t
C I N
C O U T
P L L C I N
P L L C O U T
C I N
C O U T
P L L C I N
P L L C O U T
C I N
C O U T
P L L C I N
P L L C O U T
Table 5–56. EP2S90 Column Pins Regional Clock Timing Parameters
Table 5–57. EP2S90 Column Pins Global Clock Timing Parameters
Table 5–58. EP2S90 Row Pins Regional Clock Timing Parameters
Parameter
Parameter
Parameter
Industrial
Industrial
Industrial
-0.127
-0.284
-0.137
-0.294
-0.326
-0.321
1.768
1.611
1.783
1.626
1.566
1.571
Minimum Timing
Minimum Timing
Minimum Timing
EP2S90 Clock Timing Parameters
Tables 5–56
for EP2S90 devices.
Commercial
Commercial
Commercial
-0.117
-0.282
-0.127
-0.292
-0.326
-0.321
1.850
1.685
1.868
1.703
1.638
1.643
through
5–59
-3 Speed
-3 Speed
-3 Speed
Grade
-0.117
Grade
-0.127
Grade
-0.178
-0.182
show the maximum clock timing parameters
3.033
2.791
0.125
3.058
2.816
0.115
2.731
2.727
-4 Speed
-4 Speed
-4 Speed
Grade
-0.149
Grade
-0.159
Grade
-0.218
-0.222
3.473
3.195
0.129
3.502
3.224
0.119
3.124
3.120
-5 Speed
-5 Speed
-5 Speed
Altera Corporation
Grade
Grade
Grade
-0.264
-0.269
4.040
3.716
0.144
4.070
3.746
0.134
3.632
3.627
-0.18
-0.19
April 2011
Unit
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns