EP1S25F1020I6 Altera, EP1S25F1020I6 Datasheet - Page 152

no-image

EP1S25F1020I6

Manufacturer Part Number
EP1S25F1020I6
Description
IC STRATIX FPGA 25K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S25F1020I6

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
706
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
25660
# I/os (max)
706
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1S25F1020I6
Manufacturer:
MOT
Quantity:
5 510
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F1020I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
0
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F1020I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
0
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
Quantity:
20 000
High-Speed Differential I/O Support
Figure 2–74. Fast PLL & Channel Layout in the EP1S10, EP1S20 or EP1S25 Devices
Notes to
(1)
(2)
(3)
2–138
Stratix Device Handbook, Volume 1
Wire-bond packages support up to 624 Mbps.
See
There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of
its bank quadrant, those clocked channels support up to 840 Mbps for “high” speed channels and 462 Mbps for
“low” speed channels, as labeled in the device pin-outs at www.altera.com.
Transmitter Channels (2)
Transmitter Channels (2)
Up to 20 Receiver and
Up to 20 Receiver and
Table 2–41
Figure
Transmitter
Transmitter
Receiver
Receiver
2–74:
CLKIN
CLKIN
for the number of channels each device supports.
The Quartus II MegaWizard
implementation of up to 20 receiver or 20 transmitter channels for each
fast PLL. These channels operate at up to 840 Mbps. The receiver and
transmitter channels are interleaved such that each I/O bank on the left
and right side of the device has one receiver channel and one transmitter
channel per LAB row.
in EP1S10, EP1S20, and EP1S25 devices.
and channel layout in the EP1S30 to EP1S80 devices.
PLL 1
PLL 2
Fast
Fast
(3)
Figure 2–74
(3)
®
Plug-In Manager only allows the
shows the fast PLL and channel layout
PLL 4
PLL 3
Fast
Fast
Figure 2–75
Note (1)
Up to 20 Receiver and
Transmitter Channels (2)
Up to 20 Receiver and
Transmitter Channels (2)
Transmitter
Receiver
CLKIN
CLKIN
Transmitter
Receiver
shows the fast PLL
Altera Corporation
July 2005

Related parts for EP1S25F1020I6