EP1S25F1020I6 Altera, EP1S25F1020I6 Datasheet - Page 166

no-image

EP1S25F1020I6

Manufacturer Part Number
EP1S25F1020I6
Description
IC STRATIX FPGA 25K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S25F1020I6

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
706
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
25660
# I/os (max)
706
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1S25F1020I6
Manufacturer:
MOT
Quantity:
5 510
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F1020I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
0
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F1020I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
0
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
Quantity:
20 000
Stratix Automated Single Event Upset (SEU) Detection
Stratix
Automated
Single Event
Upset (SEU)
Detection
3–12
Stratix Device Handbook, Volume 1
Local Update Mode
Local update mode is a simplified version of the remote update. This
feature is intended for simple systems that need to load a single
application configuration immediately upon power up without loading
the factory configuration first. Local update designs have only one
application configuration to load, so it does not require a factory
configuration to determine which application configuration to use.
Figure 3–4
Figure 3–4. Local Update Transition Diagram
Stratix devices offer on-chip circuitry for automated checking of single
event upset (SEU) detection. FPGA devices that operate at high elevations
or in close proximity to earth’s North or South Pole require periodic
checks to ensure continued data integrity. The error detection cyclic
redundancy check (CRC) feature controlled by the Device & Pin Options
dialog box in the Quartus II software uses a 32-bit CRC circuit to ensure
data reliability and is one of the best options for mitigating SEU.
nCONFIG
shows the transition diagram for local update mode.
Configuration
Error
or nCONFIG
Configuration
Configuration
Application
Power-Up
Factory
Configuration
Error
Altera Corporation
nCONFIG
July 2005

Related parts for EP1S25F1020I6