XC5VSX95T-1FFG1136I Xilinx Inc, XC5VSX95T-1FFG1136I Datasheet - Page 135
XC5VSX95T-1FFG1136I
Manufacturer Part Number
XC5VSX95T-1FFG1136I
Description
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX95T-1FFG1136I
Number Of Logic Elements/cells
94208
Number Of Labs/clbs
7360
Total Ram Bits
8994816
Number Of I /o
640
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX95T-1FFG1136I
Manufacturer:
XILINX
Quantity:
242
Company:
Part Number:
XC5VSX95T-1FFG1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX95T-1FFG1136I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 135 of 385
- Download datasheet (14Mb)
Table 4-11: Block RAM Timing Parameters
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Setup and Hold Relative to Clock (CLK)
Notes:
1. While EN is active, ADDR inputs must be stable during the entire setup/hold time window, even if WE is inactive. Violating this
Clock to Out Delays
(register mode)
T
T
T
T
requirement can result in block RAM data corruption. If ADDR timing could violate the specified requirements, EN must be inactive
(disabled).
(latch mode)
Parameter
RCCK_REGCE
RCKC_REGCE
T
T
T
T
T
T
RCCK_ADDR
RCKC_ADDR
T
T
T
T
RCCK_SSR
RCKC_SSR
RCCK_WE
RCKC_WE
RCKO_DO
RCKO_DO
RCCK_EN
RCKC_EN
RDCK_DI
RCKD_DI
Block RAM Timing Parameters
T
RxCK_x
Optional Output
Clock to Output
Clock to Output
Register Enable
Address inputs
Synchronous
Write Enable
Data inputs
Function
Set/Reset
Table 4-11
Enable
= Setup time (before clock edge) and T
shows the Virtex-5 FPGA block RAM timing parameters.
Control
REGCE
CLK to
CLK to
Signal
ADDR
SSR
WE
DO
DO
EN
DI
Time before the clock that address signals must be stable at the
ADDR inputs of the block RAM.
Time after the clock that address signals must be stable at the ADDR
inputs of the block RAM.
Time before the clock that data must be stable at the DI inputs of the
block RAM.
Time after the clock that data must be stable at the DI inputs of the
block RAM.
Time before the clock that the enable signal must be stable at the EN
input of the block RAM.
Time after the clock that the enable signal must be stable at the EN
input of the block RAM.
Time before the clock that the synchronous set/reset signal must be
stable at the SSR input of the block RAM.
Time after the clock that the synchronous set/reset signal must be
stable at the SSR input of the block RAM.
Time before the clock that the write enable signal must be stable at
the WE input of the block RAM.
Time after the clock that the write enable signal must be stable at the
WE input of the block RAM.
Time before the CLK that the register enable signal must be stable at
the REGCE input of the block RAM.
Time after the clock that the register enable signal must be stable at
the REGCE input of the block RAM.
Time after the clock that the output data is stable at the DO outputs
of the block RAM (without output register).
Time after the clock that the output data is stable at the DO outputs
of the block RAM (with output register).
www.xilinx.com
RCKx_x
= Hold time (after clock edge)
(1)
Description
(1)
Block RAM Timing Model
135
Related parts for XC5VSX95T-1FFG1136I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-5 Family 94208 Cells 65nm (CMOS) Technology 1V 1136-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-5 95K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet: