AT94K10AL-25AQC Atmel, AT94K10AL-25AQC Datasheet - Page 63
AT94K10AL-25AQC
Manufacturer Part Number
AT94K10AL-25AQC
Description
IC FPSLIC 10K GATE 25MHZ 100TQFP
Manufacturer
Atmel
Series
FPSLIC®r
Specifications of AT94K10AL-25AQC
Core Type
8-bit AVR
Speed
25MHz
Interface
I²C, UART
Program Sram Bytes
20K-32K
Fpga Sram
4kb
Data Sram Bytes
4K ~ 16K
Fpga Core Cells
576
Fpga Gates
10K
Fpga Registers
846
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
100-TQFP, 100-VQFP
For Use With
ATSTK594 - BOARD FPSLIC DAUGHTER FOR STK500
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 63 of 204
- Download datasheet (4Mb)
4.16.1
Figure 4-12. Reset Logic
1138I–FPSLI–1/08
AVR RESET
RESET/
SFTCR
BIT 0
Reset Sources
CONFIG
LOGIC
FPGA
POR
OSCILLATOR
WATCHDOG
The embedded AVR core has five sources of reset:
During reset, all I/O registers except the MCU Status register are then set to their Initial Values,
and the program starts execution from address $0000. The instruction placed in address $0000
must be a JMP – absolute jump instruction to the reset handling routine. If the program never
enables an interrupt source, the interrupt vectors are not used, and regular program code can be
placed at these locations. The circuit diagram in
defines the timing and electrical parameters of the reset circuitry.
INTERNAL
• External Reset. The MCU is reset immediately when a low-level is present on the RESET or
• Power-on Reset. The MCU is reset upon chip power-up and remains in reset until the FPGA
• Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the
• Software Reset. The MCU is reset when the SRST bit in the Software Control register is set
• JTAG AVR Reset. The MCU is reset as long as there is a logic one in the Reset Register, one
SYSTEM
CLOCK
TIMER
AVR RESET pin.
configuration has entered Idle mode.
watchdog is enabled.
(one).
of the scan chains of the JTAG system. See
76.
MCU STATUS
DATA BUS
DELAY COUNTERS
JTAG RESET
REGISTER
SEL [4:0] CONTROLLED
BY FPGA CONFIGURATION
“IEEE 1149.1 (JTAG) Boundary-scan” on page
AT94KAL Series FPSLIC
Figure 4-12
FULL
shows the reset logic.
S
R
Q
INTERNAL
RESET
Table 4-7
63
Related parts for AT94K10AL-25AQC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 84PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 84PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 100TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 144LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 10K GATE 25MHZ 208PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
At94k05al 5k - 40k Gates Of At40k Fpga With 8-bit Microcontroller, Up To 36k Bytes Of Sram And On-chip Jtag Ice
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array FPSLIC 10K GATE 8B 8B AVR 25MHZ TEMP
Manufacturer:
Atmel
Part Number:
Description:
FPGA - Field Programmable Gate Array ASICS
Manufacturer:
Atmel
Part Number:
Description:
FPGA - Field Programmable Gate Array FPSLIC 10K GATE 8B 8B AVR 25MHZ TEMP
Manufacturer:
Atmel
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet: