SL811HS Cypress Semiconductor Corp, SL811HS Datasheet - Page 15

no-image

SL811HS

Manufacturer Part Number
SL811HS
Description
IC USB HOST/SLAVE CTRLR 28PLCC
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of SL811HS

Applications
USB Host/Slave Controller
Controller Series
USB-Hosts
Ram Size
256 x 8
Interface
USB
Number Of I /o
8
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 65°C
Mounting Type
Surface Mount
Package / Case
28-PLCC
For Use With
CY3662 - KIT DEVELOPMENT EZ-811HS
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Core Processor
-
Program Memory Type
-
Other names
428-1463

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL811HS
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
SL811HS
Manufacturer:
ST
0
Part Number:
SL811HS
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
SL811HST
Manufacturer:
CYP
Quantity:
3 000
Part Number:
SL811HST
Manufacturer:
CYPRESS
Quantity:
3 000
Part Number:
SL811HST
Quantity:
21 527
Part Number:
SL811HST
Manufacturer:
CYPRESS
Quantity:
5
Part Number:
SL811HST
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
SL811HST-1.5
Manufacturer:
CYP
Quantity:
2 340
Part Number:
SL811HST-1.5
Manufacturer:
ALTERA
0
Part Number:
SL811HST-1.5
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
SL811HST-AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
SL811HST-AXC
Manufacturer:
FREESCALE
Quantity:
3 764
Document 38-08008 Rev. *D
Control Register 1, Address [05h]. The Control register enables or disables USB transfers and DMA operations with control
bits.
Table 28. Control Register 1 [Address 05h]
Table 29. J-K Force-state Control Bits
Bit Position
Reserved
JK-Force State
7
6
5
4
3
2
1
0
7
0
0
1
1
Reserved
STBYD
SPSEL
J-K1
J-K0
DMA Dir
DMA Enable
USB Enable
Bit Name
STBYD
6
USB Engine Reset
SPSEL
Reserved bit - must be set to '0'.
XCVR Power Control. ‘1’ sets XCVR to low power. For normal operation set this bit to ‘0’.
Suspend mode is entered if bit 6 = ‘1’ and bit ‘0’ (USB Enable) = ‘0’.
Speed Select. ‘0’ selects full speed. ‘1’ selects low speed (also see
J-K1 and J-K0 force state control bits are used to generate various USB bus conditions.
Forcing K-state is used for Peripheral device remote wake-up, Resume, and other modes.
These two bits are set to zero on power up, see
DMA Transfer Direction. Set equal to ‘1’ for DMA READ cycles from SL811HS. Set equal to
‘0’ for DMA WRITE cycles.
Enable DMA operation when equal to ‘1’. Disable = ‘0’. DMA is initiated when DMA Count
High is written.
Overall Enable for Transfers. ‘1’ enables and’ ‘0 disables. Set this bit to ‘1’ to enable USB
communication. Default at power up = ‘0’
Function
5
0
1
0
1
J-K1
4
Normal operating mode
Force SE0, D+ and D– are set low
Force K-State, D– set high, D+ set low
Force J-State, D+ set high, D– set low
J-K0
3
DMA Dir
Table 29
2
Function
for functions.
DMA Enable
1
Table 34 on page
SL811HS
Page 15 of 32
USB Enable
0
17).

Related parts for SL811HS