SL811HS Cypress Semiconductor Corp, SL811HS Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
SL811HS
Manufacturer Part Number
SL811HS
Description
IC USB HOST/SLAVE CTRLR 28PLCC
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.SL811HST-AXC.pdf
(32 pages)
Specifications of SL811HS
Applications
USB Host/Slave Controller
Controller Series
USB-Hosts
Ram Size
256 x 8
Interface
USB
Number Of I /o
8
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 65°C
Mounting Type
Surface Mount
Package / Case
28-PLCC
For Use With
CY3662 - KIT DEVELOPMENT EZ-811HS
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Core Processor
-
Program Memory Type
-
Other names
428-1463
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SL811HS
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
SL811HS
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
SL811HST
Manufacturer:
CYP
Quantity:
3 000
Company:
Part Number:
SL811HST
Manufacturer:
CYPRESS
Quantity:
3 000
Company:
Part Number:
SL811HST
Manufacturer:
CYPRESS
Quantity:
5
Part Number:
SL811HST
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
SL811HST-1.5
Manufacturer:
CYP
Quantity:
2 340
Part Number:
SL811HST-1.5
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
SL811HST-AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document 38-08008 Rev. *D
DMA Read Cycle
Note Data is held until nDACK goes high regardless of state of nREAD.
Reset Timing
Note Clock is 48 MHz nominal.
t
t
RESET
IOACT
tdack
tddrdlo
tdckdr
tdrdp
tdhld
tddaccs
tdrdack
tdakrq
trdcycle
Parameter
Parameter
n D R Q
D 0-D 7
n R D
n D A C K
nRD or nWR
nRst Pulse width
nRst HIGH to nRD or nWR active
nDACK low
nDACK to nRD low delay
nDACK low to nDRQ high delay
nRD pulse width
Date hold after nDACK high
Data access from nDACK low
nRD high to nDACK high
nDRQ low after nDACK high
DMA Read Cycle Time
nRST
Description
tdaccs
Description
treset
S L 811 D M A R E A D C Y C L E T IM IN G
SL811 DMA Read Cycle Timing
Reset Timing
tdckdr
tddrdlo
100 ns
150 ns
90 ns
85 ns
Min.
0 ns
5 ns
5 ns
0 ns
5 ns
tdrdp
16 clocks
16 clocks
tioact
tdack
Min.
D A T A
Typ.
Typ.
tdakrq
tdhld
SL811HS
Page 29 of 32
Max.
Max.