MPC852TVR100A Freescale Semiconductor, MPC852TVR100A Datasheet - Page 59
![IC MPU POWERQUICC 100MHZ 256PBGA](/photos/6/76/67672/mfg_mpc852t_series_sml.jpg)
MPC852TVR100A
Manufacturer Part Number
MPC852TVR100A
Description
IC MPU POWERQUICC 100MHZ 256PBGA
Manufacturer
Freescale Semiconductor
Series
PowerQUICC Ir
Datasheet
1.MPC852TVR50A.pdf
(80 pages)
Specifications of MPC852TVR100A
Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
100MHz
Voltage
1.8V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Processor Series
MPC8xx
Core
MPC8xx
Data Bus Width
32 bit
Development Tools By Supplier
MPC852TADS-KIT
Maximum Clock Frequency
100 MHz
Operating Supply Voltage
0 V to 3.3 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Data Ram Size
8 KB
I/o Voltage
3.3 V
Interface Type
SPI, UART
Minimum Operating Temperature
0 C
Program Memory Size
4 KB
Program Memory Type
EPROM/Flash
Core Size
32 Bit
Cpu Speed
100MHz
Embedded Interface Type
SPI, UART
Digital Ic Case Style
BGA
No. Of Pins
256
Supply Voltage Range
1.7V To 1.9V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC852TVR100A
Manufacturer:
MOTOROLA
Quantity:
490
Company:
Part Number:
MPC852TVR100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
15.4
Table 28
correctly with a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under
investigation.
Figure 62
Freescale Semiconductor
Num
M10
M11
M12
M13
M14
M15
MII_MDC falling edge to MII_MDIO output invalid (minimum propagation
delay)
MII_MDC falling edge to MII_MDIO output valid (max prop delay)
MII_MDIO (input) to MII_MDC rising edge setup
MII_MDIO (input) to MII_MDC rising edge hold
MII_MDC pulse width high
MII_MDC pulse width low
provides information on the MII serial management channel signal timing. The FEC functions
MII Serial Management Channel Timing (MII_MDIO, MII_MDC)
shows the MII serial management channel timing diagram.
MII_MDIO (Output)
MII_MDC (Output)
MII_MDIO (Input)
Figure 62. MII Serial Management Channel Timing Diagram
MPC852T PowerQUICC™ Hardware Specifications, Rev. 4
Table 28. MII Serial Management Channel Timing
Characteristic
M12
M13
M14
M10
M11
MM15
40%
40%
Min
10
—
0
0
FEC Electrical Characteristics
Max
60%
60%
25
—
—
—
MII_MDC period
MII_MDC period
Unit
ns
ns
ns
ns
59