MPC5200VR400 Freescale Semiconductor, MPC5200VR400 Datasheet - Page 32
MPC5200VR400
Manufacturer Part Number
MPC5200VR400
Description
IC MPU 32BIT 400MHZ PPC 272-PBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC5200CVR400B.pdf
(80 pages)
Specifications of MPC5200VR400
Processor Type
MPC52xx PowerPC 32-Bit
Speed
400MHz
Voltage
1.5V
Mounting Type
Surface Mount
Package / Case
272-PBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC5200VR400
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MPC5200VR400
Manufacturer:
FRRESCAL
Quantity:
838
Company:
Part Number:
MPC5200VR400
Manufacturer:
MOTOLOLA
Quantity:
648
Company:
Part Number:
MPC5200VR400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC5200VR400B
Manufacturer:
TI
Quantity:
233
Company:
Part Number:
MPC5200VR400B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC5200VR400BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical and Thermal Characteristics
3.3.7.3
Note:
1. ACK can shorten the CS pulse width.
2. ACK is input and can be used to shorten the CS pulse width.
32
Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified 0 - 65535.
t
Sym
t
t
t
t
ALEA
t
OEA
OEN
CSA
CSN
TSA
t
t
t
t
t
t
t
t
t
t
t
t
t
10
11
12
13
1
2
3
4
5
6
8
9
7
MUXed Mode
PCI CLK to CS assertion
PCI CLK to CS negation
PCI CLK to ALE assertion
ALE assertion before Address, Bank,
TSIZ assertion
CS assertion before Address, Bank,
TSIZ negation
CS assertion before Data wr valid
Data wr hold after CS negation
Data rd setup before CS negation
Data rd hold after CS negation
ALE pulse width
CS assertion after TS assertion
TS pulse width
CS pulse width
OE assertion before CS assertion
OE negation before CS negation
RW assertion before ALE assertion
RW negation after CS negation
ACK assertion after CS assertion
ACK negation after CS negation
Description
Table 26. MUXed Mode Timing
MPC5200 Data Sheet, Rev. 4
(2+WS)*t
t
t
t
IPBIck
IPBIck
IPBIck
Min
2.8
0
-
-
-
-
-
-
-
-
-
-
-
-
-
PCIck
(2+WS)*t
(DC+1)*t
t
t
t
t
Max
PCIck
PCIck
PCIck
PCIck
1.8
1.8
0.8
0.7
0.7
0.8
0.4
0.4
1
-
-
-
-
PCIck
PCIck
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes SpecID
Freescale Semiconductor
1
2
2
A7.15
A7.16
A7.16
A7.17
A7.18
A7.19
A7.20
A7.21
A7.22
A7.23
A7.24
A7.24
A7.25
A7.26
A7.27
A7.26
A7.27
A7.28
A7.28