SPC5200CBV400 Freescale Semiconductor, SPC5200CBV400 Datasheet - Page 28

no-image

SPC5200CBV400

Manufacturer Part Number
SPC5200CBV400
Description
IC MPU 32BIT 400MHZ 272-PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of SPC5200CBV400

Processor Type
MPC52xx PowerPC 32-Bit
Speed
400MHz
Voltage
1.5V
Mounting Type
Surface Mount
Package / Case
272-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SPC5200CBV400
Manufacturer:
MOTOLOLA
Quantity:
996
Part Number:
SPC5200CBV400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400
Manufacturer:
NPX
Quantity:
1 000
Part Number:
SPC5200CBV400
Manufacturer:
NPX
Quantity:
20 000
Part Number:
SPC5200CBV400B
Manufacturer:
TOSHIBA
Quantity:
59
Part Number:
SPC5200CBV400B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400B
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
SPC5200CBV400B
0
Part Number:
SPC5200CBV400BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400L25R
Manufacturer:
SIPEX
Quantity:
1 831
Part Number:
SPC5200CBV400R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1.3.9
The MPC5200B ATA Controller is completely software programmable. It can be programmed to operate with ATA protocols
using their respective timing, as described in the ANSI ATA-4 specification. The ATA interface is completely asynchronous in
nature. Signal relationships are based on specific fixed timing in terms of timing units (nanoseconds).
ATA data setup and hold times, with respect to Read/Write strobes, are software programmable inside the ATA Controller. Data
setup and hold times are implemented using counters. The counters count the number of ATA clock cycles needed to meet the
ANSI ATA-4 timing specifications. For details, see the ANSI ATA-4 specification and how to program an ATA Controller and
ATA drive for different ATA protocols and their respective timing. See the MPC5200B User’s Manual (MPC5200BUM).
The MPC5200B ATA Host Controller design makes data available coincidentally with the active edge of the WRITE strobe in
PIO and Multiword DMA modes.
28
AD[31,27] (wr)
AD[30:28] (wr)
AD[26:25] (wr)
AD[24:0] (wr)
AD[31:0] (rd)
PCI CLK
Write data is latched by the drive at the inactive edge of the WRITE strobe. This gives ample setup time beyond that
required by the ATA-4 specification.
Data is held unchanged until the next active edge of the WRITE strobe. This gives ample hold time beyond that
required by the ATA-4 specification.
ACK
R/W
ALE
CSx
ATA
OE
TS
t
1
t
10
Address tenure
Address latch
Address[7:31]
Bank[0:1] bits
TSIZ[0:2] bits
t
7
Figure 13. Timing Diagram—MUXed Mode
MPC5200B Data Sheet, Rev. 4
t
14
t
2
t
3
t
8
Data tenure
t
Data
Data
Data
Data
12
t
9
t
15
t
16
t
5
Data
t
t
6
t
11
4
Freescale Semiconductor
t
13

Related parts for SPC5200CBV400