SPC5200CBV400 Freescale Semiconductor, SPC5200CBV400 Datasheet - Page 31

no-image

SPC5200CBV400

Manufacturer Part Number
SPC5200CBV400
Description
IC MPU 32BIT 400MHZ 272-PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of SPC5200CBV400

Processor Type
MPC52xx PowerPC 32-Bit
Speed
400MHz
Voltage
1.5V
Mounting Type
Surface Mount
Package / Case
272-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SPC5200CBV400
Manufacturer:
MOTOLOLA
Quantity:
996
Part Number:
SPC5200CBV400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400
Manufacturer:
NPX
Quantity:
1 000
Part Number:
SPC5200CBV400
Manufacturer:
NPX
Quantity:
20 000
Part Number:
SPC5200CBV400B
Manufacturer:
TOSHIBA
Quantity:
59
Part Number:
SPC5200CBV400B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400B
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
SPC5200CBV400B
0
Part Number:
SPC5200CBV400BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400L25R
Manufacturer:
SIPEX
Quantity:
1 831
Part Number:
SPC5200CBV400R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
t
Sym
t
t
t
t
2CYC
t
t
t
CYC
t
DVS
DVH
t
MLI
DH
DMACK
DS
FS
UI
LI
DMARQ
(Drive)
(Host)
RDATA
(Drive)
WDATA
(Host)
DIOR
DIOW
(Host)
Min
114
235
The direction of signal assertion is towards the top of the page, and the direction of negation
is towards the bottom of the page, irrespective of the electrical properties of the signal.
15
70
20
MODE 0
5
6
0
0
0
(ns)
Max
230
150
Min
156
20
75
10
48
t
MODE 1
5
6
0
0
0
I
t
C
(ns)
Table 29. Ultra DMA Timing Specification
Max
200
150
t
E
Figure 15. Multiword DMA Timing
t
t
D
G
Min
117
55
34
20
MPC5200B Data Sheet, Rev. 4
MODE 2
7
5
6
0
0
0
(ns)
Max
170 First STROBE time for drive to first negate DSTROBE
150
t
t
t
F
0
H
NOTE
rising edge to next rising edge or from falling edge to
Data valid hold time at sender, from STROBE edge.
Data valid setup time at sender, to STROBE edge.
variations from STROBE edge to STROBE edge
Two-cycle time allowing for clock variations, from
t
K
Cycle time allowing for asymmetry and clock
from STOP during a data-in burst.
next falling edge of STROBE.
Interlock time with minimum.
Data setup time at recipient.
Data hold time at recipient.
Unlimited interlock time.
Limited Interlock time.
t
L
Comment
t
J
SpecID
A8.26
A8.27
A8.28
A8.29
A8.30
A8.32
A8.33
A8.34
A8.35
A8.31
31

Related parts for SPC5200CBV400