MPC603RRX266TC Freescale Semiconductor, MPC603RRX266TC Datasheet - Page 2

• Manufacturer Part Number: MPC603RRX266TC
• Description: IC MPU 32BIT 266MHZ 255-CBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC603RRX266TC

• Processor Type: MPC603e PowerPC 32-Bit
• Speed: 266MHz
• Voltage: 2.5V
• Mounting Type: Surface Mount
• Package / Case: 255-CBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -

This document describes the pertinent physical characteristics of the PID7t-603e from Motorola. For
functional characteristics of the 603e, refer to the PowerPC 603e RISC Microprocessor UserÕs Manual .
This document contains the following topics:
To locate any published errata or updates for this document, refer to the website at
http://www.motorola.com/semiconductors.
1.1 Overview
This section describes the features of the 603e and describes brießy how those units interact.
The 603e is a low-power implementation of the PowerPC microprocessor family of reduced instruction set
computing (RISC) microprocessors. The 603e implements the 32-bit portion of the PowerPC architecture
speciÞcation, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits, and
ßoating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC architecture
provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit
architecture.
The 603e provides four software controllable power-saving modes. Three of the modes (the nap, doze, and
sleep modes) are static in nature, and progressively reduce the amount of power dissipated by the processor.
The fourth is a dynamic power management mode that causes the functional units in the 603e to
automatically enter a low-power mode when the functional units are idle without affecting operational
performance, software execution, or any external hardware.
The 603e is a superscalar processor capable of issuing and retiring as many as three instructions per clock.
Instructions can execute out of order for increased performance; however, the 603e makes completion
appear sequential.
The 603e integrates Þve execution unitsÑan integer unit (IU), a ßoating-point unit (FPU), a branch
processing unit (BPU), a load/store unit (LSU), and a system register unit (SRU). The ability to execute Þve
instructions in parallel and the use of simple instructions with rapid execution times yield high efÞciency
and throughput for 603e-based systems. Most integer instructions execute in one clock cycle. The FPU is
pipelined so a single-precision multiply-add instruction can be issued every clock cycle.
The 603e provides independent on-chip, 16-Kbyte, four-way set-associative, physically addressed caches
for instructions and data and on-chip instruction and data memory management units (MMUs). The MMUs
contain 64-entry, two-way set-associative, data and instruction translation lookaside buffers (DTLB and
ITLB) that provide support for demand-paged virtual memory address translation and variable-sized block
translation. The TLBs and caches use a least-recently used (LRU) replacement algorithm. The 603e also
Overview
2
Section 1.1, ÒOverviewÓ
Section 1.2, ÒFeaturesÓ
Section 1.3, ÒGeneral ParametersÓ
Section 1.4, ÒElectrical and Thermal CharacteristicsÓ
Section 1.5, ÒPin AssignmentsÓ
Section 1.6, ÒPinout ListingsÓ
Section 1.7, ÒPackage DescriptionsÓ
Section 1.8, ÒSystem Design InformationÓ
Section 1.9, ÒOrdering InformationÓ
Topic
Freescale Semiconductor, Inc.
For More Information On This Product,
PID7t-603e Hardware Specifications
Go to: www.freescale.com
Page
15
16
18
23
33
2
3
4
5