UJA1076TW/5V0/WD,1 NXP Semiconductors, UJA1076TW/5V0/WD,1 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
UJA1076TW/5V0/WD,1
Manufacturer Part Number
UJA1076TW/5V0/WD,1
Description
IC SBC CAN HS 5V 32HTSSOP
Manufacturer
NXP Semiconductors
Datasheet
1.UJA1076TW5V0118.pdf
(47 pages)
Specifications of UJA1076TW/5V0/WD,1
Controller Type
System Basis Chip
Interface
SPI
Voltage - Supply
4.5 V ~ 28 V
Current - Supply
82µA
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
32-TSSOP Exposed Pad, 32-eTSSOP, 32-HTSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
NXP Semiconductors
UJA1076_2
Product data sheet
Fig 3.
power-on threshold V
power-off threshold V
UJA1076 system controller
(from all modes)
V
BAT
V
successful
watchdog
BAT
trigger
below
below
th(det)pon
th(det)poff
CAN: Active/Lowpower
watchdog: Window/
high resistance
watchdog: OFF
V2: ON/OFF
CAN: Off and
Timeout/Off
INTN: HIGH
MC = 1x
Normal
V1: OFF
V2: OFF
V1: ON
reset event or
Off
MC = 00
All information provided in this document is subject to legal disclaimers.
watchdog overflow or
V1 undervoltage
Rev. 02 — 27 May 2010
power-on threshold V
limp home = LOW (active)
MC = 10 or MC = 11
watchdog: OFF
high resistance
V
one wake-up enabled and
CAN: Off and
Overtemp
BAT
V1: OFF
V2: OFF
no wake-up pending
INTN = HIGH and
watchdog: Timeout/Off
above
MC = 01 and
CAN: Lowpower/Off
Standby
th(det)pon
V2: OFF
MC = 00
V1: ON
OTP release threshold T
wake-up event if enabled
High-speed CAN core system basis chip
chip temperature below
OTP activatrion threshold T
watchdog
trigger
chip temperature above
th(rel)otp
one wake-up enabled and
from Standby or Normal
CAN: Lowpower/Off
no wake-up pending
INTN = HIGH and
watchdog: OFF
RSTN: LOW
MC = 01 and
UJA1076
V1: OFF
V2: OFF
MC = 01
© NXP B.V. 2010. All rights reserved.
Sleep
th(act)otp
015aaa110
8 of 47