Z8023010VSC Zilog, Z8023010VSC Datasheet - Page 90

IC 10MHZ Z8000 CMOS ESCC 44-PLCC

Z8023010VSC

Manufacturer Part Number
Z8023010VSC
Description
IC 10MHZ Z8000 CMOS ESCC 44-PLCC
Manufacturer
Zilog
Series
IUSC™r
Datasheet

Specifications of Z8023010VSC

Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
4mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8023010VSC
Manufacturer:
ZILOG
Quantity:
1 831
Part Number:
Z8023010VSC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8023010VSC00TR
Manufacturer:
Zilog
Quantity:
10 000
Table 45. Z80230 AC Characteristics (Continued)
PS005308-0609
No
34
35
36
37
38
39
40
41
42
43
44
Notes:
1. Parameter does not apply to Interrupt Acknowledge transactions.
2. Parameter applies only between transactions involving the ESCC.
3. Float delay is defined as the time required for a ±0.5 V change in the output with a maximum DC load and a min-
4. Open-drain output, measured with open-drain test load.
5. Parameter is system-dependent. For any Zilog ESCC in the daisy chain. TdAS (DSA) must be greater than the
6. Parameter applies only to a Zilog ESCC pulling INT Low at the beginning of the Interrupt Acknowledge transac-
7. Internal circuitry allows for the reset provided by the Z8
8. Units in ns.
9. Units inTcPc
imum AC load.
sum of TdAS (IEO) for the highest priority device in the daisy chain. TsIEI (DSA) for the Zilog ESCC, and TdIEI
(IEO) for each device separating them in the daisy chain.
tion.
references assume 2.0 V for a 1 and 0.8 V for a logic 0.
Symbol
TdIEI (IEO)
TdAS (IEO)
TdDSA (INT) DS Fall (Acknowledge) to INT
TdDS (ASQ) DS Rise to AS Fall Delay for No
TdASQ (DS) AS Rise to DS Fall Delay for No
TwRES
TwPCl
TwPCh
TcPc
TrPC
TfPC
Parameter
IEI to IEO Delay
AS Rise to IEO Delay
Inactive Delay
Reset
Reset
AS and DS Coincident Low for
Reset7
PCLK Low Width
PCLK High Width
PCLK Cycle Time
PCLK Rise Time
PCLK Fall Time
®
to be recognized as a reset by the Z-ESCC. All timing
Min.
15
15
100
40
40
100
10 MHz
1000
Max.
90
175
450
100
2000
10
10
Min.
26
10
10
75
26
61
Product Specification
16 MHz
Electrical Characteristics
Max
45
80
200
1000
1000
2000
5
5
Notes
8
6
4, 8
8
8
8
8
8
8
8
8
85

Related parts for Z8023010VSC