ISP1581BD ST-Ericsson Inc, ISP1581BD Datasheet - Page 62

no-image

ISP1581BD

Manufacturer Part Number
ISP1581BD
Description
IC USB PERIPHERAL CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1581BD

Controller Type
USB Peripheral Controller
Interface
PCI
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
130mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1172
ISP1581BD,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1581BD
Manufacturer:
PHILIPS
Quantity:
465
Part Number:
ISP1581BD
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1581BD
Manufacturer:
ST
0
Part Number:
ISP1581BD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
ISP1581BD-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1581BD-T
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Table 77:
V
[1]
[2]
[3]
9397 750 13462
Product data
Symbol
t
t
t
t
t
t
t
su3(min)
h3(min.)
d2(max)
h1(min)
su4(min)
su5(min)
w3(max)
CC
Fig 21. GDMA slave mode timing (BURST = 00H, MODE = 00H).
T
The minimum timing requirements for T
host implementation must lengthen t
DEVICE data. A device implementation shall support any legal host implementation.
t
If IORDY is LOW at t
reading (t
d2
= 4.0 to 5.5 V; V
cy1
DREQ is continuously asserted until the last transfer is done or the FIFO is full.
Data strobes: DIOR (read), DIOW (write).
(1) Programmable polarity: shown as active LOW.
(2) Programmable polarity: shown as active HIGH.
specifies the time after DIOR is negated, when the data bus is no longer driven by the device (three-state).
(write) DATA [ 15:0 ]
(read) DATA [ 15:0 ]
is the total cycle time, consisting of the command active time t
DIOR/DIOW
Parameter
data set-up time before DIOR on
(minimum)
data hold time after DIOR off (minimum)
data to three-state delay after DIOR off
(minimum)
address hold time after DIOR/DIOW off
(minimum)
IORDY after DIOR/DIOW on set-up time
(minimum)
read data to IORDY HIGH set-up time
(minimum)
IORDY LOW pulse width (maximum)
PIO mode timing parameters
su3
DREQ
DACK
does not apply). When IORDY is HIGH at t
(2)
(1)
(1)
14.2.2 GDMA slave mode
GND
su4
, the host waits until IORDY is made HIGH before the PIO cycle is completed. In that case, t
= 0 V; T
t su3
t su1
amb
w1
= 40 to 85 C.
t d2
and/or t
cy1
, t
t w1
…continued
w1
t su2
and t
w2
Rev. 06 — 23 December 2004
to ensure that T
w2
t h2
must all be met. Since T
su4
t w2
t h3
, t
[2]
[3]
[3]
su3
T cy1
Mode 0
50
5
30
20
35
0
1250
must be met for reading (t
cy1
w1
and is the command recovery (= inactive) time t
is equal to or greater than the value reported in the IDENTIFY
Mode 1
35
5
30
15
35
0
1250
cy1(min)
is greater than the sum of t
Hi-Speed USB peripheral controller
Mode 2
20
5
30
10
35
0
1250
su5
does not apply).
t h1
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Mode 3
20
5
30
10
35
0
1250
t a1
t d1
w1(min)
ISP1581
Mode 4
20
5
30
10
35
0
1250
su5
w2
: T
must be met for
and t
cy1
MGT500
= t
w2(min)
w1
61 of 79
Unit
ns
ns
ns
ns
ns
ns
ns
+ t
, a
w2
.

Related parts for ISP1581BD