PIC16F877-04/P Microchip Technology Inc., PIC16F877-04/P Datasheet - Page 125
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F877-04/P
Manufacturer Part Number
PIC16F877-04/P
Description
40 PIN, 7 KB FLASH, 368 RAM, 33 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F877-04P.pdf
(218 pages)
Specifications of PIC16F877-04/P
A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
256 Bytes
Input Output
33
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
14K Bytes
Ram Size
368 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F877-04/P
Manufacturer:
MIC
Quantity:
11 200
Company:
Part Number:
PIC16F877-04/PQ
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16F877-04/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16F877-04/PT
Manufacturer:
MIC
Quantity:
12
Company:
Part Number:
PIC16F877-04/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F877-04/PT
Manufacturer:
MIC
Quantity:
20 000
12.3
The PIC16F87X differentiates between various kinds of
RESET:
• Power-on Reset (POR)
• MCLR Reset during normal operation
• MCLR Reset during SLEEP
• WDT Reset (during normal operation)
• WDT Wake-up (during SLEEP)
• Brown-out Reset (BOR)
Some registers are not affected in any RESET condi-
tion. Their status is unknown on POR and unchanged
in any other RESET. Most other registers are reset to a
“RESET state” on Power-on Reset (POR), on the
MCLR and WDT Reset, on MCLR Reset during
FIGURE 12-4:
2001 Microchip Technology Inc.
MCLR
OSC1
V
DD
Note 1: This is a separate oscillator from the RC oscillator of the CLKIN pin.
RESET
RC OSC
On-chip
OST/PWRT
Brown-out
V
(1)
Module
Detect
DD
WDT
Reset
Rise
SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
OST
PWRT
Time-out
Reset
WDT
10-bit Ripple Counter
10-bit Ripple Counter
BODEN
Power-on Reset
External
Reset
SLEEP
SLEEP, and Brown-out Reset (BOR). They are not
affected by a WDT Wake-up, which is viewed as the
resumption of normal operation. The TO and PD bits
are set or cleared differently in different RESET situa-
tions as indicated in Table 12-4. These bits are used in
software to determine the nature of the RESET. See
Table 12-6 for a full description of RESET states of all
registers.
A simplified block diagram of the On-Chip Reset Circuit
is shown in Figure 12-4.
These devices have a MCLR noise filter in the MCLR
Reset path. The filter will detect and ignore small
pulses.
It should be noted that a WDT Reset does not drive
MCLR pin low.
PIC16F87X
S
R
DS30292C-page 123
Q
Enable PWRT
Enable OST
Chip_Reset