PIC16F877-04/P Microchip Technology Inc., PIC16F877-04/P Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F877-04/P
Manufacturer Part Number
PIC16F877-04/P
Description
40 PIN, 7 KB FLASH, 368 RAM, 33 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F877-04P.pdf
(218 pages)
Specifications of PIC16F877-04/P
A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
256 Bytes
Input Output
33
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
14K Bytes
Ram Size
368 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F877-04/P
Manufacturer:
MIC
Quantity:
11 200
Company:
Part Number:
PIC16F877-04/PQ
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC16F877-04/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16F877-04/PT
Manufacturer:
MIC
Quantity:
12
Company:
Part Number:
PIC16F877-04/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F877-04/PT
Manufacturer:
MIC
Quantity:
20 000
9.2.3
While in SLEEP mode, the I
addresses or data. When an address match or com-
plete byte transfer occurs, wake the processor from
SLEEP (if the SSP interrupt is enabled).
TABLE 9-3:
0Bh, 8Bh,
10Bh,18Bh
0Ch
8Ch
0Dh
8Dh
13h
14h
91h
93h
94h
Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in I
Note 1: These bits are reserved on PIC16F873/876 devices; always maintain these bits clear.
Address
2001 Microchip Technology Inc.
2: These bits are reserved on these devices; always maintain these bits clear.
SLEEP OPERATION
INTCON
PIR1
PIE1
PIR2
PIE2
SSPBUF
SSPCON
SSPCON2
SSPADD
SSPSTAT
Name
REGISTERS ASSOCIATED WITH I
Synchronous Serial Port Receive Buffer/Transmit Register
I
PSPIF
PSPIE
2
WCOL
GCEN
C Slave Address/Master Baud Rate Register
Bit 7
SMP
GIE
—
—
(1)
(1)
2
C module can receive
ACKSTAT
SSPOV
PEIE
ADIF
ADIE
Bit 6
CKE
(2)
(2)
SSPEN
ACKDT
RCIF
RCIE
Bit 5
T0IE
D/A
—
—
ACKEN
INTE
TXIE
EEIF
EEIE
Bit 4
TXIF
CKP
P
2
C OPERATION
SSPM3 SSPM2
SSPIF
SSPIE CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000
BCLIE
RCEN
BCLIF
9.2.4
A RESET disables the SSP module and terminates the
current transfer.
RBIE
Bit 3
S
CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000
Bit 2
T0IF
PEN
R/W
—
—
EFFECTS OF A RESET
SSPM1
RSEN
Bit 1
INTF
UA
—
—
CCP2IF -r-0 0--0 -r-0 0--0
CCP2IE -r-0 0--0 -r-0 0--0
SSPM0 0000 0000 0000 0000
PIC16F87X
RBIF
Bit 0
SEN
BF
0000 000x 0000 000u
xxxx xxxx uuuu uuuu
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
POR, BOR
Value on:
DS30292C-page 77
2
C mode.
Value on:
MCLR,
WDT