PIC18F252-I/SP Microchip Technology Inc., PIC18F252-I/SP Datasheet - Page 208

no-image

PIC18F252-I/SP

Manufacturer Part Number
PIC18F252-I/SP
Description
Microcontroller; 32 KB Flash; 1536 RAM; 256 EEPROM; 25 I/O; 28-Pin-SPDIP
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F252-I/SP

A/d Inputs
5-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
25
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F252-I/SP
Manufacturer:
PANASONIC
Quantity:
35 000
Part Number:
PIC18F252-I/SP
Manufacturer:
MICP0CRIP
Quantity:
5 510
Part Number:
PIC18F252-I/SP
Manufacturer:
MIC
Quantity:
20 000
Company:
Part Number:
PIC18F252-I/SP
Quantity:
7
PIC18FXX2
FIGURE 19-2:
DS39564C-page 206
GIEH bit
(INTCON<7>)
Note
INTF flag
(INTCON<1>)
INSTRUCTION FLOW
Instruction
Fetched
Instruction
Executed
CLKO
INT pin
OSC1
1:
2:
3:
4:
PC
(4)
XT, HS or LP Oscillator mode assumed.
GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
T
CLKO is not available in these Osc modes, but shown here for timing reference.
OST
Inst(PC) = SLEEP
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1
Inst(PC - 1)
= 1024 T
PC
WAKE-UP FROM SLEEP THROUGH INTERRUPT
OSC
(drawing not to scale). This delay will not occur for RC and EC Osc modes.
Inst(PC + 2)
SLEEP
PC+2
Processor in
SLEEP
PC+4
T
OST (2)
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Inst(PC + 4)
Inst(PC + 2)
PC+4
Interrupt Latency
Dummy Cycle
PC + 4
(1,2)
(3)
© 2006 Microchip Technology Inc.
Dummy Cycle
Inst(0008h)
0008h
Inst(000Ah)
Inst(0008h)
000Ah

Related parts for PIC18F252-I/SP