PIC16F54-I/P Microchip Technology Inc., PIC16F54-I/P Datasheet - Page 46
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F54-I/P
Manufacturer Part Number
PIC16F54-I/P
Description
18 PIN, 768 B FLASH, 25 RAM, 12 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F54-IP.pdf
(90 pages)
Specifications of PIC16F54-I/P
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Frequency
20 MHz
Input Output
12
Memory Type
Flash
Number Of Bits
8
Package Type
18-pin PDIP
Programmable Memory
750 Bytes
Ram Size
25 Bytes
Speed
20 MHz
Timers
1-8-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F54-I/P
Manufacturer:
MARVELL
Quantity:
429
PIC16F5X
BSF
Syntax:
Operands:
Operation:
Status Affected: None
Encoding:
Description:
Words:
Cycles:
Example:
BTFSC
Syntax:
Operands:
Operation:
Status Affected: None
Encoding:
Description:
Words:
Cycles:
Example:
DS41213C-page 44
Before Instruction
After Instruction
Before Instruction
After Instruction
FLAG_REG = 0x0A
FLAG_REG = 0x8A
PC
if FLAG<1> = 0,
PC
if FLAG<1> = 1,
PC
Bit Set f
[ label ] BSF
0
0
1
Bit ‘b’ in register ‘f’ is set.
1
1
BSF
Bit Test f, Skip if Clear
[ label ] BTFSC f, b
0
0
skip if (f<b>) = 0
If bit ‘b’ in register ‘f’ is ‘0’, then the
next instruction is skipped.
If bit ‘b’ is ‘0’, then the next instruc-
tion fetched during the current
instruction execution is discarded
and a NOP is executed instead,
making this a two-cycle instruction.
1
1(2)
HERE
FALSE
TRUE
0101
0110
f
b
f
b
(f<b>)
= address (HERE)
= address (TRUE);
= address(FALSE)
31
31
7
7
FLAG_REG,
BTFSC
GOTO
•
•
•
bbbf
bbbf
f, b
FLAG,1
PROCESS_CODE
ffff
ffff
7
BTFSS
Syntax:
Operands:
Operation:
Status Affected: None
Encoding:
Description:
Words:
Cycles:
Example:
Before Instruction
After Instruction
PC
If FLAG<1>
PC
if FLAG<1>
PC
Bit Test f, Skip if Set
[ label ] BTFSS f, b
0
0
skip if (f<b>) = 1
If bit ‘b’ in register ‘f’ is ‘1’, then the
next instruction is skipped.
If bit ‘b’ is ‘1’, then the next instruc-
tion fetched during the current
instruction execution is discarded
and a NOP is executed instead,
making this a two-cycle instruction.
1
1(2)
HERE
FALSE
TRUE
0111
f
b < 7
2004 Microchip Technology Inc.
31
=
=
=
=
=
GOTO
BTFSS
bbbf
address (HERE)
0,
address (FALSE);
1,
address (TRUE)
PROCESS_CODE
FLAG,1
ffff