PIC10F202-I/P Microchip Technology Inc., PIC10F202-I/P Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC10F202-I/P
Manufacturer Part Number
PIC10F202-I/P
Description
8 PIN, 768 B FLASH, 24 RAM, 4 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC10F202-IP.pdf
(88 pages)
Specifications of PIC10F202-I/P
Cpu Speed
1 MIPS
Eeprom Memory
0 Bytes
Frequency
4 MHz
Input Output
4
Memory Type
Flash
Number Of Bits
8
Package Type
8-pin PDIP
Programmable Memory
750 Bytes
Ram Size
24 Bytes
Speed
4 MHz
Timers
1-8-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC10F202-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC10F202-I/P
Manufacturer:
Microchip Technology
Quantity:
1 812
Part Number:
PIC10F202-I/P
Manufacturer:
MICRCOHI
Quantity:
20 000
4.4
This register contains the arithmetic status of the ALU,
the Reset status and the page preselect bit.
The STATUS register can be the destination for any
instruction, as with any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Furthermore, the TO and PD bits are not
writable. Therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
REGISTER 4-1:
© 2006 Microchip Technology Inc.
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
GPWUF
R/W-0
STATUS Register
This bit is used on the PIC10F204/206. For code compatibility do not use this bit on the PIC10F200/202.
GPWUF: GPIO Reset bit
1 = Reset due to wake-up from Sleep on pin change
0 = After power-up or other Reset
CWUF: Comparator Wake-up on Change Flag bit
1 = Reset due to wake-up from Sleep on comparator change
0 = After power-up or other Reset conditions.
Reserved: Do not use. Use of this bit may affect upward compatibility with future products.
TO: Time-out bit
1 = After power-up, CLRWDT instruction or SLEEP instruction
0 = A WDT time-out occurred
PD: Power-Down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero
DC: Digit Carry/Borrow bit (for ADDWF and SUBWF instructions)
ADDWF:
1 = A carry from the 4th low-order bit of the result occurred
0 = A carry from the 4th low-order bit of the result did not occur
SUBWF:
1 = A borrow from the 4th low-order bit of the result did not occur
0 = A borrow from the 4th low-order bit of the result occurred
C: Carry/Borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)
ADDWF:
1 = A carry occurred
0 = A carry did not occur
CWUF
R/W-0
STATUS REGISTER
(1)
W = Writable bit
‘1’ = Bit is set
R/W-0
—
0 = A borrow occurred
SUBWF:
1 = A borrow did not occur Load bit with LSb or MSb, respectively
R-1
TO
Preliminary
PIC10F200/202/204/206
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
For example, CLRF STATUS, will clear the upper three
bits and set the Z bit. This leaves the STATUS register
as 000u u1uu (where u = unchanged).
Therefore, it is recommended that only BCF, BSF and
MOVWF instructions be used to alter the STATUS regis-
ter. These instructions do not affect the Z, DC or C bits
from the STATUS register. For other instructions which
do affect Status bits, see Section 10.0 “Instruction
Set Summary”.
R-1
PD
(1)
RRF or RLF:
R/W-x
Z
x = Bit is unknown
R/W-x
DC
DS41239C-page 19
R/W-x
C
bit 0