A40MX04-PQ100M Actel, A40MX04-PQ100M Datasheet - Page 58
A40MX04-PQ100M
Manufacturer Part Number
A40MX04-PQ100M
Description
83MHZ/139MHZ 0.45UM TECHNOLOGY 3.3V/5V
Manufacturer
Actel
Datasheet
1.A40MX04-PQ100M.pdf
(123 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A40MX04-PQ100M
Manufacturer:
ACTEL
Quantity:
31
- Current page: 58 of 123
- Download datasheet (909Kb)
Table 33 •
1 -5 2
Parameter Description
Logic Module Propagation Delays
t
t
t
t
Logic Module Predicted Routing Delays
t
t
t
t
t
Logic Module Sequential Timing
t
t
t
t
t
t
t
t
t
t
t
f
Notes:
1. For dual-module macros, use t
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/
5. Delays based on 35 pF loading.
PD1
CO
GO
RS
RD1
RD2
RD3
RD4
RD8
SUD
HD
SUENA
HENA
WCLKA
WASYN
A
INH
INSU
OUTH
OUTSU
MAX
40MX and 42MX FPGA Families
device performance. Post-route timing analysis or simulation is required to determine actual performance.
obtained from the Timer utility.
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
A42MX09 Timing Characteristics (Nominal 3.3V Operation)
(Worst-Case Commercial Conditions, V
Single Module
Sequential Clock-to-Q
Latch G-to-Q
Flip-Flop (Latch) Reset-to-Q
FO=1 Routing Delay
FO=2 Routing Delay
FO=3 Routing Delay
FO=4 Routing Delay
FO=8 Routing Delay
Flip-Flop (Latch) Data Input Set-Up
Flip-Flop (Latch) Data Input Hold
Flip-Flop (Latch) Enable Set-Up
Flip-Flop (Latch) Enable Hold
Flip-Flop (Latch) Clock Active
Pulse Width
Flip-Flop (Latch) Asynchronous
Pulse Width
Flip-Flop Clock Input Period
Input Buffer Latch Hold
Input Buffer Latch Set-Up
Output Buffer Latch Hold
Output Buffer Latch Set-Up
Flip-Flop (Latch) Clock
Frequency
PD1
+ t
3, 4
1
RD1
+ t
2
PDn
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
‘–3’ Speed
0.5
0.0
0.6
0.0
4.7
6.2
5.0
0.0
0.3
0.0
0.3
, t
CO
CCA
+ t
161
1.6
1.8
1.7
2.0
1.0
1.3
1.6
1.9
3.2
RD1
= 3.0V, T
+ t
v6.0
‘–2’ Speed
PDn
0.5
0.0
0.6
0.0
5.3
6.9
5.6
0.0
0.3
0.0
0.3
, or t
J
= 70°C)
146
PD1
1.8
2.0
1.9
2.2
1.1
1.4
1.8
2.1
3.6
+ t
RD1
‘–1’ Speed
0.6
0.0
0.7
0.0
6.0
7.8
6.2
0.0
0.3
0.0
0.3
+ t
SUD
135
2.1
2.3
2.1
2.5
1.2
1.6
2.0
2.4
4.1
, whichever is appropriate.
‘Std’ Speed
0.7
0.0
0.8
0.0
7.0
9.2
7.1
0.0
0.4
0.0
0.4
117
2.5
2.7
2.5
2.9
1.4
1.9
2.4
2.9
4.8
12.9
‘–F’ Speed
0.6
0.9
0.0
1.2
0.0
9.8
9.9
0.0
0.6
0.0
3.5
3.8
3.5
4.1
2.0
2.7
3.3
4.0
6.7
70
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for A40MX04-PQ100M
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet: