MC74LVX4245DTG ON Semiconductor, MC74LVX4245DTG Datasheet - Page 10
![IC TXRX DUAL OCT 3ST LV 24TSSOP](/photos/6/88/68880/mc74lvx4245dtg_sml.jpg)
MC74LVX4245DTG
Manufacturer Part Number
MC74LVX4245DTG
Description
IC TXRX DUAL OCT 3ST LV 24TSSOP
Manufacturer
ON Semiconductor
Series
LVXr
Type
Transceiverr
Datasheet
1.MC74LVX4245DTR2G.pdf
(10 pages)
Specifications of MC74LVX4245DTG
Number Of Drivers/receivers
8/8
Voltage - Supply
2.7 V ~ 5.5 V
Mounting Type
Surface Mount
Package / Case
24-TSSOP
Logic Type
CMOS
Logic Family
74LVX
Number Of Channels Per Chip
8
Input Level
CMOS
Output Level
CMOS
Output Type
3-State
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Propagation Delay Time
10 ns
Supply Voltage (max)
3.6 V, 5.5 V
Supply Voltage (min)
2.7 V, 4.5 V
Maximum Operating Temperature
+ 85 C
Function
Bus Transceiver with Voltage Translation
Input Bias Current (max)
8 uA
Maximum Power Dissipation
200 mW
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Circuits
2
Polarity
Non-Inverting
Operating Supply Voltage (typ)
3.3/5V
Number Of Elements
1
Number Of Channels
8
Input Logic Level
CMOS
Output Logic Level
CMOS
Package Type
TSSOP
Logical Function
Bus Transceiver with Voltage Translation
Operating Supply Voltage (min)
2.7/4.5V
Technology
CMOS
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Additional Features
W/Volt Translation
Pin Count
24
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Protocol
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
MC74LVX4245DTGOS
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor and
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
0.15 (0.006) T
0.15 (0.006) T
J
−T−
J1
U
U
0.10 (0.004)
SEATING
PLANE
S
S
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
Ç Ç Ç
Ç Ç Ç
Ç Ç Ç
SECTION N−N
L
É É É É
2X
PIN 1
IDENT.
K1
K
D
L/2
C
24
1
DETAIL E
24X
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
PACKAGE DIMENSIONS
K
0.10 (0.004)
REF
G
http://onsemi.com
MC74LVX4245
CASE 948H−01
−V−
A
DT SUFFIX
TSSOP−24
N
ISSUE A
N
M
10
T
DETAIL E
U
F
S
12
13
−W−
V
S
−U−
B
H
0.25 (0.010)
M
NOTES:
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
1.
2.
3.
4.
5.
6.
7.
Y14.5M, 1982.
FLASH, PROTRUSIONS OR GATE BURRS. MOLD
FLASH OR GATE BURRS SHALL NOT EXCEED
0.15 (0.006) PER SIDE.
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT
EXCEED
0.25 (0.010) PER SIDE.
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
REFERENCE ONLY.
DETERMINED AT DATUM PLANE −W−.
DIM
K1
J1
A
B
C
D
G
H
K
M
F
J
L
DIMENSIONING AND TOLERANCING PER ANSI
CONTROLLING DIMENSION: MILLIMETER.
DIMENSION A DOES NOT INCLUDE MOLD
DIMENSION B DOES NOT INCLUDE
DIMENSION K DOES NOT INCLUDE DAMBAR
TERMINAL NUMBERS ARE SHOWN FOR
DIMENSION A AND B ARE TO BE
MILLIMETERS
MIN
7.70
4.30
0.05
0.50
0.27
0.09
0.09
0.19
0.19
−−−
0
0.65 BSC
6.40 BSC
_
MAX
7.90
4.50
1.20
0.15
0.75
0.37
0.20
0.16
0.30
0.25
8
_
MC74LVX4245/D
0.303
0.169
0.002
0.020
0.011
0.004
0.004
0.007
0.007
MIN
−−−
0.026 BSC
0.252 BSC
0
INCHES
_
0.177
0.047
0.006
0.030
0.015
0.008
0.006
0.012
0.010
MAX
0.311
8
_