MC145574APB Freescale Semiconductor, MC145574APB Datasheet - Page 93

no-image

MC145574APB

Manufacturer Part Number
MC145574APB
Description
IC TRANSCEIVER ISDN 32-LQFP
Manufacturer
Freescale Semiconductor
Type
Transceiverr
Datasheets

Specifications of MC145574APB

Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
32-LQFP
Number Of Line Interfaces
1
Control Interface
HDLC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Protocol
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC145574APB
Manufacturer:
ON
Quantity:
1 500
Part Number:
MC145574APB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC145574APB
Manufacturer:
MOT
Quantity:
22
Part Number:
MC145574APB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC145574APB
Quantity:
3 650
Company:
Part Number:
MC145574APB
Quantity:
930
Part Number:
MC145574APBR2
Manufacturer:
MOTOROLA
Quantity:
742
Part Number:
MC145574APBR2
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MOTOROLA
10.5
10.6
10.7
OR3
OR3(7:0) — Rx B1 Channel Timeslot
This register allows the B1 channel timeslot output from the D out pin to be allocated 1 of 256 start
points, corresponding to each 2–bit boundary defined by the CLK. The timeslot can be either 8 or
10 CLKs wide. The default value for OR3 is 00H.
OR4
OR4(7:0) — Rx B2 Channel Timeslot
This register allows the B2 channel timeslot output from the D out pin to be allocated 1 of 256 start
points, corresponding to each 2–bit boundary defined by the CLK. The timeslot can be either 8 or
10 CLKs wide. The default value for OR4 is 04H.
OR5
OR5(7:0) — Rx D Channel Timeslot
This register allows the D channel timeslot output from the D out pin to be allocated 1 of 256 start points,
corresponding to each 2–bit boundary defined by the CLK. The default value for OR5 is 08H.
OR5(2:0) — GCI Timeslot, S(2:0)
In GCI indirect mode, control of the GCI timeslot is available through the S(2:0) bits. S(2:0)=0H is
the initialized state, timeslot 0. The timeslot selected must be compatible with the GCI DCL clock rate
being used; i.e., if the clock rate is 2048 kHz, only the first four timeslots are available. Bits 7:3 must
be programmed as 0.
OR3
OR4
OR5
OR5
(7)
(7)
(7)
(6)
(6)
(6)
(GCI Indirect Mode)
S2
0
0
0
0
1
1
1
1
Table 10–3. S(2:0) GCI Timeslot
(5)
(5)
(5)
MC145574
D out B1 Channel Timeslot Bits (7:0)
D out B2 Channel Timeslot Bits (7:0)
D out D Channel Timeslot Bits (7:0)
S1
0
0
1
1
0
0
1
1
Assignment
(4)
(4)
(4)
S0
0
1
0
1
0
1
0
1
(3)
(3)
(3)
Timeslot
0
1
2
3
4
5
6
7
(2)
(2)
(2)
S2
(1)
(1)
(1)
S1
(0)
(0)
(0)
S0
10–3

Related parts for MC145574APB