ADV7195KS Analog Devices Inc, ADV7195KS Datasheet - Page 12

• Manufacturer Part Number: ADV7195KS
• Description: IC DAC VID-HDTV 3CH-11BIT 52MQFP
• Manufacturer: Analog Devices Inc
• Type: Video Encoderr

Specifications of ADV7195KS

• Rohs Status: RoHS non-compliant
• Applications: HDTV, MPEG, Image Processing
• Voltage - Supply, Analog: 3.3V
• Voltage - Supply, Digital: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 52-MQFP, 52-PQFP
• Adc/dac Resolution: 11b
• Screening Level: Commercial
• Package Type: MQFP
• Pin Count: 52
• For Use With: EVAL-ADV7195EB - BOARD EVAL FOR ADV7195
• Lead Free Status / RoHS Status: Not Compliant

ADV7195
A Logic “0” on the LSB of the first byte means that the master
will write information to the peripheral. A Logic “1” on the LSB
of the first byte means that the master will read information
from the peripheral.
The ADV7195 acts as a standard slave device on the bus. The
data on the SDA pin is 8 bits long supporting the 7-bit addresses
plus the R/W bit. It interprets the first byte as the device address
and the second byte as the starting subaddress. The subaddresses
autoincrement, allowing data to be written to or read from the
starting subaddress. A data transfer is always terminated by a
Stop condition. The user can also access any unique subaddress
register on a one-by-one basis without having to update all the
registers.
Stop and Start conditions can be detected at any stage during
the data transfer. If these conditions are asserted out of sequence
with normal read and write operations, they cause an immediate
jump to the idle condition. During a given SCL high period the
user should issue only one Start condition, one Stop condition
or a single Stop condition followed by a single Start condition. If
an invalid subaddress is issued by the user, the ADV7195 will
not issue an acknowledge and will return to the idle condition. If
SEQUENCE
SEQUENCE
WRITE
READ
S SLAVE ADDR A(S)
S SLAVE ADDR A(S)
S = START BIT
P = STOP BIT
LSB = 0
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
SUB ADDR
SUB ADDR
A(S)
A(S) S SLAVE ADDR
DATA
LSB = 1
in autoincrement mode, the user exceeds the highest subaddress,
the following action will be taken:
1. In Read Mode, the highest subaddress register contents
2. In Write Mode, the data for the invalid byte will not be
Figure 12 illustrates an example of data transfer for a read sequence
and the Start and Stop conditions.
Figure 13 shows bus write and read sequences.
SCLOCK
SDATA
A(S)
A(S) = NO ACKNOWLEDGE BY SLAVE
A(M) = NO ACKNOWLEDGE BY MASTER
will continue to be output until the master device issues a
no-acknowledge. This indicates the end of a read. A no-
acknowledge condition is where the SDA line is not pulled
low on the ninth pulse.
loaded into any subaddress register, a no-acknowledge will
be issued by the ADV7195 and the part will return to the idle
condition.
A(S)
START ADDR R/W ACK SUBADDRESS ACK
S
DATA
1 7
DATA
8
A(M)
9
A(S) P
1 7
DATA
8
9
A(M)
1 7
DATA
P
8
ACK
9
STOP
P