UJA1065TW/3V0,512 NXP Semiconductors, UJA1065TW/3V0,512 Datasheet - Page 33

• Manufacturer Part Number: UJA1065TW/3V0,512
• Description: IC CAN/LIN FAIL-SAFE 32HTSSOP
• Manufacturer: NXP Semiconductors

Specifications of UJA1065TW/3V0,512

• Applications: Automotive Networking
• Interface: SPI
• Voltage - Supply: 5.5 V ~ 52 V
• Package / Case: 32-TSSOP Exposed Pad, 32-eTSSOP, 32-HTSSOP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935281289512; UJA1065TW/3V0; UJA1065TW/3V0

NXP Semiconductors
Table 7.
[1]
UJA1065_7
Product data sheet
Bit
11 to 8
7
6
5
4
3
2
0
1
The RSS bits are updated with each reset event and not cleared. The last reset event is captured.
System Status register bit description
Symbol
RSS[3:0]
CWS
LWS
EWS
WLS
TWS
SDMS
ENS
PWONS
Description
Reset Source
CAN Wake-up Status
LIN Wake-up Status
Edge Wake-up Status
WAKE Level Status
Temperature Warning
Status
Software Development
Mode Status
Enable Status
Power-on reset Status
[1]
Rev. 07 — 25 February 2010
…continued
Value
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Function
power-on reset; first connection of BAT42 or BAT42 below
power-on voltage threshold or RSTN was forced LOW
externally
cyclic wake-up out of Sleep mode
low V1 supply; V1 has dropped below the selected reset
threshold
V1 current above threshold within Standby mode while
watchdog OFF behavior and reset option (V1CMC bit) are
selected
V3 voltage is down due to overload occurring during Sleep
mode
SBC successfully left Flash mode
SBC ready to enter Flash mode
CAN wake-up event
LIN wake-up event
local wake-up event (via pin WAKE)
wake-up out of Fail-safe mode
watchdog overflow
watchdog not initialized in time; t
watchdog triggered too early; window missed
illegal SPI access
interrupt not served within t
CAN wake-up detected; cleared upon read
no CAN wake-up
LIN wake-up detected; cleared upon read
no LIN wake-up
pin WAKE negative edge detected; cleared upon read
pin WAKE no edge detected
pin WAKE above threshold
pin WAKE below threshold
chip temperature exceeds the warning limit
chip temperature is below the warning limit
Software Development mode on
Software Development mode off
pin EN output activated (V1-related HIGH level)
pin EN output released (LOW level)
power-on reset; cleared after a successfully entered
Normal mode
no power-on reset
High-speed CAN/LIN fail-safe system basis chip
RSTN(INT)
WD(init)
UJA1065
exceeded
© NXP B.V. 2010. All rights reserved.
33 of 76