OM13014,598 NXP Semiconductors, OM13014,598 Datasheet - Page 22

• Manufacturer Part Number: OM13014,598
• Description: LPC11U14 XPRESSO BOARD
• Manufacturer: NXP Semiconductors
• Series: LPCXpressor
• Type: MCUr

Specifications of OM13014,598

• Contents: Board
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: LPC11U14
• Other names: 568-7517

NXP Semiconductors
LPC11U1X
Objective data sheet
7.10.1 Features
7.9.1 Features
7.10 General purpose external event counter/timers
7.9 10-bit ADC
The LPC11U1x contains one ADC. It is a single 10-bit successive approximation ADC with
eight channels.
The LPC11U1x includes two 32-bit counter/timers and two 16-bit counter/timers. The
counter/timer is designed to count cycles of the system derived clock. It can optionally
generate interrupts or perform other actions at specified timer values, based on four
match registers. Each counter/timer also includes one capture input to trap the timer value
when an input signal transitions, optionally generating an interrupt.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
10-bit successive approximation ADC.
Input multiplexing among 8 pins.
Power-down mode.
Measurement range 0 V to V
10-bit conversion time  2.44 s.
Burst conversion mode for single or multiple inputs.
Optional conversion on transition of input pin or timer match signal.
Individual result registers for each ADC channel to reduce interrupt overhead.
A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
Counter or timer operation.
One capture channel per timer, that can take a snapshot of the timer value when an
input signal transitions. A capture event may also generate an interrupt.
Four match registers per timer that allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
Up to four external outputs corresponding to match registers, with the following
capabilities:
– Set LOW on match.
– Set HIGH on match.
– Toggle on match.
– Do nothing on match.
The timer and prescaler may be configured to be cleared on a designated capture
event. This feature permits easy pulse-width measurement by clearing the timer on
the leading edge of an input pulse and capturing the timer value on the trailing edge.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 April 2011
DD
.
32-bit ARM Cortex-M0 microcontroller
LPC11U1x
© NXP B.V. 2011. All rights reserved.
22 of 64