LFE2-50E-7FN484C Lattice, LFE2-50E-7FN484C Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2-50E-7FN484C
Manufacturer Part Number
LFE2-50E-7FN484C
Description
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2-50E-7FN484C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-50E-7FN484C
Manufacturer:
LATTICE
Quantity:
14
Company:
Part Number:
LFE2-50E-7FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 18 of 385
- Download datasheet (3Mb)
Architecture
Lattice Semiconductor
LatticeECP2/M Family Data Sheet
Primary Clock Routing
The clock routing structure in LatticeECP2/M devices consists of a network of eight primary clock lines (CLK0
through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center
of the device. All the clock sources are connected to these muxes. Figure 2-13 shows the clock routing for one
quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally
Figure 2-13. Per Quadrant Primary Clock Selection
Primary Clock Sources: PLLs + DLLs + CLKDIVs + PIOs + Routing
35:1
35:1
35:1
35:1
35:1
35:1
32:1
32:1
32:1
32:1
DCS
DCS
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
CLK6
CLK7
8 Primary Clocks (CLK0 to CLK7) per Quadrant
Dynamic Clock Select (DCS)
The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent
input clock sources without any glitches or runt pulses. This is achieved regardless of when the select signal is tog-
gled. There are two DCS blocks per quadrant; in total, there are eight DCS blocks per device. The inputs to the
DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7
(see Figure 2-13).
Figure 2-14 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed
to other modes. For more information about the DCS, please see the list of additional technical documentation at
the end of this data sheet.
Figure 2-14. DCS Waveforms
CLK0
CLK1
SEL
DCSOUT
Secondary Clock/Control Routing
Secondary clocks in the LatticeECP2 devices are region-based resources. The benefit of region-based resources
is the relatively low injection delay and skew within the region, as compared to primary clocks. EBR/DSP rows and
a special vertical routing channel bound the secondary clock regions. This special vertical routing channel aligns
with either the left edge of the center DSP block in the DSP row or the center of the DSP row. Figure 2-15 shows
2-15
Related parts for LFE2-50E-7FN484C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-50E-LCDPRO-EVN](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
Interface Modules & Development Tools Lattice LCD-Pro Evaluation Kit
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-7F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 48K LUTs 500 I/O DSP 1.2V -7 Spd
Manufacturer:
Lattice
![LFE2-50E-7F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 48K LUTs 339 I/O DSP 1.2V -7 Spd
Manufacturer:
Lattice
![LFE2-50E-5FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-50E-5F672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-50E-5FN484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-50E-5FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-7FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-5F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA 48000 CELLS 90NM (CMOS) 1.2
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-5FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet: