CLC011BCQ National Semiconductor, CLC011BCQ Datasheet - Page 5

• Manufacturer Part Number: CLC011BCQ
• Description: 74C3333
• Manufacturer: National Semiconductor

Specifications of CLC011BCQ

• Resolution (bits): 10bit
• Input Format: Digital
• Output Format: Digital
• No. Of Input Channels: 2
• Supply Voltage Range: 4.5V To 5.5V
• Operating Temperature Range: 0°C To +70°C
• Tv / Video Case Style: LCC
• Rohs Compliant: No

Overview
The CLC011, Serial Digital Video Decoder, decodes and
descrambles SMPTE 259M standard Serial Digital Video
datastreams into 10-bit parallel words and a corresponding
word-rate clock. The following information describes:
Applications assistance for the CLC011 may be obtained by
calling the Interface Applications Hotline, [phone].
Input Interfacing—Signal Inputs
The serial data and clock inputs of the CLC011 are both
differential. Their input voltage ranges from 2.5V above the
negative supply (V
(V
from the negative supply, inputs accept standard ECL signal
levels. The minimum differential input swing is 200 mV. The
CLC011 interfaces with the CLC016 Data Retiming PLL as
shown in Figure 2. A simplified schematic of the CLC011’s
signal inputs appears in Figure 3.
• the CLC011 operation,
• recommended interface circuitry, and
• PCB layout suggestions.
–5.2V for ECL compatibility and interfacing. When operated
CC
). Supply voltages for the CLC011 may be either +5V or
FIGURE 2. Interface with CLC016
EE
+2.5V) to the positive supply voltage
10008604
5
Input Interfacing—Control Inputs
Three TTL-compatible inputs control operation of the
CLC011: NRZI, DESC and FE. A typical interface circuit for
the control inputs is shown in Figure 4.
NRZI: NRZI, when a logic high, enables NRZI to NRZ con-
version. For standard SMPTE 259M operation, NRZI is high.
DESC (Descramble): The bits of a SMPTE 259M
datastream are scrambled upon encoding according to a
polynomial equation. DESC, when a logic high, enables
descrambling of the encoded signal. For standard SMPTE
259M operation, DESC is high.
FE (Framing Enable): SMPTE 259M datastreams include a
four-word-long reserved sequence known as the Timing Ref-
erence Signal (TRS). Using this sequence, the CLC011 de-
termines the position of word boundaries, also known as
framing, of the incoming data.
The FE input, when a logic high and following recognition of
a TRS, causes the CLC011 to automatically adjust its fram-
ing. The word boundary is aligned at the appropriate bit
position and the parallel output clock is aligned with the
appropriate cycle of the serial clock. When FE is held low
FIGURE 3. Simplified Input Buffer Schematic
FIGURE 4. Typical Control Logic Connection
10008606
10008605
www.national.com