LH28F160S3HT-L10 Sharp Electronics, LH28F160S3HT-L10 Datasheet - Page 18

• Manufacturer Part Number: LH28F160S3HT-L10
• Manufacturer: Sharp Electronics

Specifications of LH28F160S3HT-L10

• Cell Type: NOR
• Density: 16Mb
• Interface Type: Parallel
• Boot Type: Not Required
• Address Bus: 21/20Bit
• Operating Supply Voltage (typ): 3V
• Operating Temp Range: -40C to 85C
• Package Type: TSOP
• Program/erase Volt (typ): 2.7/3.3/5V
• Sync/async: Asynchronous
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Word Size: 8/16Bit
• Number Of Words: 2M/1M
• Supply Current: 30mA
• Mounting: Surface Mount
• Pin Count: 56
• Lead Free Status / Rohs Status: Not Compliant

sharp
4.6 Block Erase Command
Block erase is executed one block at a time and
initiated by a two-cycle command. A block erase
setup is first written, followed by an block erase
confirm.
appropriate sequencing and an address within the
block to be erased (erase changes all block data to
FFH). Block preconditioning, erase and verify are
handled internally by the WSM (invisible to the
system). After the two-cycle block erase sequence is
written, the device automatically outputs status
register data when read (see Figure 5). The CPU can
detect block erase completion by analyzing the
output data of the STS pin or status register bit SR.7.
When the block erase is complete, status register bit
SR.5 should be checked. If a block erase error is
detected, the status register should be cleared before
system software attempts corrective actions. The CUI
remains in read status register mode until a new
command is issued.
This two-step command sequence of set-up followed
by execution ensures that block contents are not
accidentally erased. An invalid Block Erase command
sequence will result in both status register bits SR.4
and SR.5 being set to "1". Also, reliable block erasure
can only occur when V
In the absence of this high voltage, block contents
are protected against erasure. If block erase is
attempted while V
set to "1". Successful block erase requires that the
corresponding block lock-bit be cleared or if set, that
WP#=V
corresponding block lock-bit is set and WP#=V
SR.1 and SR.5 will be set to "1".
4.7 Full Chip Erase Command
This command followed by a confirm command
(D0H) erases all of the unlocked blocks. A full chip
IH
. If block erase is attempted when the
This
PP
command
≤V
CC
PPLK
=V
CC1/2
, SR.3 and SR.5 will be
sequence
and V
PP
=V
PPH1/2/3
requires
LHF16KAS
IL
.
,
erase setup is first written, followed by a full chip
erase confirm. After a confirm command is written,
device erases the all unlocked blocks from block 0 to
Block 31 block by block. This command sequence
requires
preconditioning, erase and verify are handled
internally by the WSM (invisible to the system). After
the two-cycle full chip erase sequence is written, the
device automatically outputs status register data
when read (see Figure 6). The CPU can detect full
chip erase completion by analyzing the output data of
the STS pin or status register bit SR.7.
When the full chip erase is complete, status register
bit SR.5 should be checked. If erase error is
detected, the status register should be cleared before
system software attempts corrective actions. The CUI
remains in read status register mode until a new
command is issued. If error is detected on a block
during full chip erase operation, WSM stops erasing.
Reading the block valid status by issuing Read ID
Codes command or Query command informs which
blocks failed to its erase.
This two-step command sequence of set-up followed
by execution ensures that block contents are not
accidentally erased. An invalid Full Chip Erase
command sequence will result in both status register
bits SR.4 and SR.5 being set to "1". Also, reliable full
chip erasure can only occur when V
V
block contents are protected against erasure. If full
chip erase is attempted while V
SR.5 will be set to "1". When WP#=V
erased independent of block lock-bits status. When
WP#=V
case, SR.1 and SR.5 will not be set to ‘‘1‘‘. Full chip
erase can not be suspended.
PP
=V
PPH1/2/3
IL
, only unlocked blocks are erased. In this
appropriate
. In the absence of this high voltage,
sequencing.
PP
≤V
IH
PPLK
CC
, all blocks are
=V
, SR.3 and
CC1/2
Rev. 2.0
Block
and
15