IS62LV256-70TI ISSI, Integrated Silicon Solution Inc, IS62LV256-70TI Datasheet

SRAM 256K 32Kx8 70ns 3.3v

IS62LV256-70TI

Manufacturer Part Number
IS62LV256-70TI
Description
SRAM 256K 32Kx8 70ns 3.3v
Manufacturer
ISSI, Integrated Silicon Solution Inc
Type
Asynchronousr

Specifications of IS62LV256-70TI

Density
256Kb
Access Time (max)
70ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
3.3V
Address Bus
15b
Package Type
TSOP-I
Operating Temp Range
-40C to 85C
Number Of Ports
1
Supply Current
30mA
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.465V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Word Size
8b
Number Of Words
32K
Memory Size
256 Kbit
Access Time
70 ns
Package / Case
TSOP I-28
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Maximum Operating Current
30 mA
Organization
32 K x 8
Interface
TTL
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS62LV256-70TI
Manufacturer:
ISSI
Quantity:
20 000
IS62LV256AL
32K x 8 LOW VOLTAGE
CMOS STATIC RAM
FEATURES
• High-speed access time: 20, 45 ns
• Automatic power-down when chip is deselected
• CMOS low power operation
— 17 µW (typical) CMOS standby
— 50 mW (typical) operating
• TTL compatible interface levels
• Single 3.3V power supply
• Fully static operation: no clock or refresh
• Three-state outputs
• Industrial and Automotive temperatures available
• Lead-free available
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. B
10/23/06
FUNCTIONAL BLOCK DIAGRAM
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
required
I/O0-I/O7
A0-A14
GND
VDD
CE
OE
WE
DECODER
CIRCUIT
CONTROL
CIRCUIT
DATA
I/O
1-800-379-4774
DESCRIPTION
The
32,768-word by 8-bit static RAM. It is fabricated using
high-performance CMOS technology. This highly reliable
process coupled with innovative circuit design techniques,
yields access times as fast as 15 ns maximum.
When CE is HIGH (deselected), the device assumes a
standby mode at which the power dissipation is reduced to
150 µW (typical) with CMOS input levels.
Easy memory expansion is provided by using an active
LOW Chip Enable (CE). The active LOW Write Enable
(WE) controls both writing and reading of the memory.
The IS62/65LV256AL is available in the JEDEC standard
28-pin SOJ, 28-pin SOP, and the 28-pin 450-mil TSOP
package.
ISSI
IS62/65LV256AL is a very high-speed, low power,
MEMORY ARRAY
COLUMN I/O
32K x 8
OCTOBER 2006
ISSI
's
1

Related parts for IS62LV256-70TI

IS62LV256-70TI Summary of contents

Page 1

... IS62LV256AL 32K x 8 LOW VOLTAGE CMOS STATIC RAM FEATURES • High-speed access time: 20 • Automatic power-down when chip is deselected • CMOS low power operation — 17 µW (typical) CMOS standby — (typical) operating • TTL compatible interface levels • Single 3.3V power supply • Fully static operation: no clock or refresh required • Three-state outputs • Industrial and Automotive temperatures available • Lead-free available FUNCTIONAL BLOCK DIAGRAM ...

Page 2

... IS65LV256AL IS62LV256AL PIN CONFIGURATION 28-Pin SOJ/ 28-pin SOP A14 1 28 VDD 27 A12 A13 A11 A10 I/O7 I/ I/O6 I/ I/O5 16 I/O2 13 I/O4 GND 14 15 I/O3 PIN DESCRIPTIONS A0-A14 Address Inputs Chip Enable Input CE Output Enable Input OE WE Write Enable Input I/O0-I/O7 I nput/Output V Power dd GND Ground ABSOLUTE MAXIMUM RATINGS Symbol Parameter ...

Page 3

... IS65LV256AL IS62LV256AL OPERATING RANGE Part No. Range IS62LV256AL Commercial IS62LV256AL Industrial IS65LV256AL Automotive DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Output HIGH Voltage oh V Output LOW Voltage ol V Input HIGH Voltage Ih V Input LOW Voltage ( Input Leakage lI I Output Leakage lo Notes –3.0V for pulse width less than 10 ns Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 4

... IS65LV256AL IS62LV256AL POWER SUPPLY CHARACTERISTICS Symbol Parameter I V Operating Supply Current I V Dynamic Operating Supply Current I TTL Standby Current 1 sb (TTL Inputs) I CMOS Standby 2 sb Current (CMOS Inputs) Note address and data inputs are cycling at the maximum frequency means no input lines change. max 2. Typical values are measured 3.3V CAPACITANCE (1,2) Symbol Parameter c Input Capacitance In c Output Capacitance out Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions 25° MHz, V ...

Page 5

... IS65LV256AL IS62LV256AL READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time rc t Address Access Time aa t Output Hold Time oha t CE Access Time ace t OE Access Time doe Low-Z Output (2) lzoe t ( High-Z Output hzoe t ( Low-Z Output lzce t ( High-Z Output hzce Power- Power-Down Pd Notes: 1. Test conditions assume signal transition times less, timing reference levels of 1.5V, input pulse levels 3.0V and output loading specified in Figure 1. 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested. ...

Page 6

... IS65LV256AL IS62LV256AL AC WAVEFORMS READ CYCLE NO. 1 (1,2) ADDRESS D OUT READ CYCLE NO. 2 (1,3) ADDRESS OUT SUPPLY CURRENT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE Address is valid prior to or coincident with CE LOW transitions OHA DOE t LZOE t ACE t LZCE HIGH 50 Integrated Silicon Solution, Inc. — www.issi.com — t OHA DATA VALID ...

Page 7

... IS65LV256AL IS62LV256AL WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Write Cycle Time Write End sce t Address Setup Time to Write End aw t Address Hold from Write End ha t Address Setup Time sa t (4) WE Pulse Width Pwe t Data Setup to Write End sd t Data Hold from Write End LOW to High-Z Output (2) hzwe t (2) WE HIGH to Low-Z Output lzwe Notes: 1. Test conditions assume signal transition times less, timing reference levels of 1.5V, input pulse levels 3.0V and output loading specified in Figure 1. ...

Page 8

... IS65LV256AL IS62LV256AL WRITE CYCLE NO. 2 (CE Controlled) ADDRESS OUT DATA UNDEFINED D IN Notes: 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write. 2. I/O will assume the High-Z state (1, SCE PWE t HZWE HIGH DATA-IN VALID ≥ Integrated Silicon Solution, Inc. — www.issi.com — ...

Page 9

... IS65LV256AL IS62LV256AL DATA RETENTION SWITCHING CHARACTERISTICS Symbol Parameter V V for Data Retention Data Retention Current dr t Data Retention Setup Time See Data Retention Waveform sdr t Recovery Time rdr Note: 1. Typical Values are measured 3.3V DATA RETENTION WAVEFORM (CE Controlled) t VDD GND Integrated Silicon Solution, Inc. — www.issi.com — Rev. B 10/23/06 Test Condition See Data Retention Waveform V = 2.0V, CE ≥ V – 0.2V ...

Page 10

... IS62LV256AL-20JL 45 IS62LV256AL-45T IS62LV256AL-45TL IS62LV256AL-45J Industrial Range: –40°C to +85°C Speed (ns) Order Part No. 20 IS62LV256AL-20TI IS62LV256AL-20TLI IS62LV256AL-20JI IS62LV256AL-20JLI 45 IS62LV256AL-45TI IS62LV256AL-45TLI IS62LV256AL-45JI IS62LV256AL-45UI IS62LV256AL-45ULI Automotive Range: –40°C to +125°C Speed (ns) Order Part No. 45 IS65LV256AL-45TA3 IS65LV256AL-45TLA3 450-mil TSOP, Lead-free IS65LV256AL-45UA3 IS65LV256AL-45ULA3 330-mil Plastic SOP, Lead-free ...

Related keywords