21554AA Intel, 21554AA Datasheet - Page 21

no-image

21554AA

Manufacturer Part Number
21554AA
Description
Manufacturer
Intel
Datasheet

Specifications of 21554AA

Lead Free Status / Rohs Status
Supplier Unconfirmed
Optional Configurations
3.1
Table 3-1.
Table 3-2.
21554 PCI-to-PCI Non-Transparent Bridge Evaluation Board User’s Guide
PICMG Configuration
This chapter describes how to configure the DE1B55401 for a Single Board Computer (SBC) with
a PCI interface as defined be the PICMG PCI-ISA interface specification. The DE1B55401can
support an intelligent subsystem on the local bus. The intelligent subsystem is architecture
independent. The 21554 can interface to the PCI interface of any intelligent subsystem. The J101
connector has the capability of accepting an intelligent controller.
Table 3-1
PICMG Stake Pin Jumper
a.
To operate a controller on the local bus the clocks have to be routed accordingly.
identifies the series of zero ohm resistors that must be configured to implement the system slot as
the clock source.
PICMG Options Jumpers
Function
System slot drives s_clk_i on the 21554 R67
System slot provides local clock
J23
Jumper
Factory default.
details the jumper options necessary for this mode of operation.
When installed, use s_ad<24> as IDSEL when J101 is a PCI Option slot.
When removed
a
, pin A26 becomes GNT2 from local processor. Correct routing of s_idsel for Slot J101.
Installed
R90,R91,R92,R93
Function
Removed
R66, R65
R97, R98, R99, R100
Optional Configurations
Table 3-2
3
3-1