21554AA Intel, 21554AA Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
21554AA
Manufacturer Part Number
21554AA
Description
Manufacturer
Intel
Datasheet
1.21554AA.pdf
(26 pages)
Specifications of 21554AA
Lead Free Status / Rohs Status
Supplier Unconfirmed
Table 1-1.
1.5
Table 1-2.
21554 PCI-to-PCI Non-Transparent Bridge Evaluation Board User’s Guide
Table 1-1
system.
DIP Switch Operation
Stake-Pin Jumpers
In addition to clock selection and routing the DE1B55401 provides stake-pin jumpers for selecting
special features. The jumpers can be used for debugging and for evaluating the special features.
Table 1-2
Jumper Connections
Jumpers
Switch
•
•
Pack
J19
J20
J21
The up position means switch points toward the local sockets.
Down means the switch points toward the card edge.
J22
J23
J24
J25
SW1
SW3-4
SW5
SW-1
SW-2
SW-3
SW-4
SW-5
SW1-5
Switch
describes operation of the switches. The switches should be set before powering up the
shows the configuration jumpers and the jumper function.
Arbiter Control
Controls pr_cs for MDE operation
Controls Local Clock Divide
Controls pr_ad2 for SROM operation
Controls pr_ad3 for lockout bit control
Controls pr_ad4 For Synchronous/Asynchronous
clocking
Controls pr_ad5 for s_clko operation
Controls pr_ad6 for Central function selection
Controls the REQ/GNT lines for Arbiter control
Function
When installed, it enable l_stat pull-up resistor for Hot-Swap Functionality testing and enables
operation of LED1.
When installed, s_ad<24> is IDSEL when J101 is a PCI Option slot.
When not installed, pin A26 is GNT2 from the local processor.
Enables pr_cs control of the flash ROM’s CE. See
Enables pr_cs control of the socket ROM’s CE.
Description
Table 2-2 on page
Table 2-2
Table
Table 3-5
Table 3-3
Table 3-3
2-1,
and
Table 3-4
Table 3-4
2-3.
Reference
Introduction
1-9