AT86RF211SAHWR E2V, AT86RF211SAHWR Datasheet
AT86RF211SAHWR
Specifications of AT86RF211SAHWR
Related parts for AT86RF211SAHWR
AT86RF211SAHWR Summary of contents
Page 1
... Digital Clock Output to Drive the Companion Microcontroller • Pb-Free and RoHS Compliant e2v semiconductors SAS 2008 FSK Transceiver for ISM Radio Applications (Not Intended for Automotive or Medical Applications) AT86RF211S Visit our website: www.e2v.com for the latest version of the datasheet 0894C–WIRE–11/08 ...
Page 2
... Description The AT86RF211S is a shrink version of the AT86RF211. In addition to cost reduction, the use of the lat- est RF e2v process provides a high level of robustness and performance (high output power) and significantly improves some technical features such as power consumption. The AT86RF211 is a fully compatible product that can be directly replaced in production, without redesigning the hardware or soft- ware ...
Page 3
... Asynchronous Transparent Transmit Mode The chip is set-up by the MCU to act as transmitter. It then acts like a pipe in which any data entering DATAMSG is immediately radiated on the antenna. No data is stored or processed on the chip. The transmission is asynchronous. e2v semiconductors SAS 2008 AT86RF211S is as low as 500 nA typical 0894C– ...
Page 4
... NO processing): automatic data to frequency conversion. DATAMSG - DATAMSG = DATAMSG = AT86RF211S SLE, SCK, SDATA (for set-up) 3 AT86RF211S also acts like a "pipe": data (collected by the antenna) is available on pin DATAMSG DATAMSG DATAMSG AT86RF211S Transmit Mode F = Frequency of Received Signal Receive Mode e2v semiconductors SAS 2008 ...
Page 5
... If no correct sequence is received, the periodic scan continues correct message is detected, its data field is stored into the AT86RF211S ( bits) and an inter- rupt is generated on the WAKEUP pin. Please refer to Figure 3-3 on page e2v semiconductors SAS 2008 AT86RF211S SLE, SCK, SDATA (for set-up) 3 AT86RF211S also acts like a " ...
Page 6
... The microcontroller then reads the data into one of its registers, and begins a relevant procedure. Wake-up Pin Note: The data field is optional: the chip can be simply woken up with no dedicated data. Wake-up Period AT86RF211S Data Field Wake-up Mode e2v semiconductors SAS 2008 Timing ...
Page 7
... Selecting the Operating Mode Figure 3-6. Flowchart e2v semiconductors SAS 2008 AT86RF211S 7 0894C–WIRE–11/08 ...
Page 8
... GAIN MIN/MAX Rx SYNTHESIZER FREQUENCY CTRL OSC 10.245 MHz PIN 17 DIGOUT AT86RF211S Optional IF2 FILTER 455 kHz IF2 AMP FM DISCRIMINATOR RSSI LEVEL BANDWIDTH CTRL DATA SLICER WAKE-UP CONTROL LOGIC DATA DATA SLE SDATA WAKE-UP SCK MSG CLK e2v semiconductors SAS 2008 OPTIONAL FILTER ...
Page 9
... Notes: 1. All V pins must be connected in each of the functional modes (Tx, Rx, wake-up, PDN connected: Rx mode only, all but and 48 Tx mode only, all but 15 36, 45 and 48 3. Pin 20 must remain disconnected or connected to ground monitor pin 17, refer to e2v semiconductors SAS 2008 Pin ...
Page 10
... Any parallel-mode 10.245 MHz crystal can be used. Its load capacitance must be between 10 pF and 20 pF. 10 0894C–WIRE–11/08 XTAL1 XTAL2 XTAL2 ( 3.3 kΩ crystals can be used differs from pF, the surrounding network (C1, C2) must AT86RF211S XTAL2 XTAL1 (2) 6.5/30 pF e2v semiconductors SAS 2008 R = 3.3 kΩ ...
Page 11
... This clock’s reference signal is available on the DIGOUT pin. Figure 4-3. MCU Clocking Capability SLE, SCK, SDATA for Setup MCU Internal Slow Clock Refer to “Control Logic” on page 33 e2v semiconductors SAS 2008 Possible IF1 Bandwidth Up to 380 kHz “Control Logic” on page AT86RF211S 3 Buffered XTO Output DIGOUT MCU crystal can be spared for more information ...
Page 12
... Low 220 pF Medium 560 pF High 100 pF 12 0894C–WIRE–11/08 VCO & Fref FILT1 VCOIN Pin 41 FILT1 Comments For improvement of 2.2 nF 14.7 kΩ phase noise 5.6 nF 3.3 kΩ Typical kΩ For high modulation rate AT86RF211S Pin 42 VCOIN e2v semiconductors SAS 2008 ...
Page 13
... SWOUT (pin 48) SPST Switch See Table 4-3 on page 14 Transceiver for ISM Radio Applications - RF BOM versus. Application Requirements”, for suggested matching filters. e2v semiconductors SAS 2008 These inductors can be printed 2.2 nH SAW 50 Ω for precise matching information and the Application Note “AT86RF211S ...
Page 14
... DC coupling. A SAW or ceramic fil- ter provides such a link. Figure 4-7. Schematic Input of the LNA Figure 4-8. Schematic Output of the Mixer 14 0894C–WIRE–11/08 (1) RXIN SWOUT Ω 170Ω Ω Ω Ω Ω RXIN IF1OUT AT86RF211S (2) Table 4-3. e2v semiconductors SAS 2008 ...
Page 15
... MHz added to the conversion gain at 455 kHz, is typically 14 dB when loaded with 1700Ω. The second mixer operates at a fixed LO frequency of 10.245 MHz. Its output impedance is 1700Ω in parallel to 20 pF. Figure 4-9. IF1 Filtering Figure 4-10. Schematic Input of the IF1 Amplifier e2v semiconductors SAS 2008 IF1 IF1OUT (pin 36) "or" 330 Ω ...
Page 16
... For faster communication and/or wider channelization, this ceramic filter can be replaced band- pass filter as suggested in Figure 4-12. LC Band-pass Filter 16 0894C–WIRE–11/08 1600 Ω Figure 4-12 on page 16 Filter Gain Global Response ~ kHz or higher AT86RF211S IF2OUT Frequency e2v semiconductors SAS 2008 ...
Page 17
... The total voltage gain is typically 86 dB. Thanks to the capac- itive coupling, no slow DC feedback loop is needed, thus enabling the IF2 amplifier to be activated rapidly. IF2DEC must be decoupled with at least 2.2 nF. Figure 4-13. Input of the IF2 Amplifier e2v semiconductors SAS 2008 IF2IN 1900 Ω IF2DEC ...
Page 18
... CTRL1 register must be selected for a correct measurement, as illustrated in Figure 4-15. 18 0894C–WIRE–11/08 18. Power Levels at Antenna Input Port (dBm) Dispersion: ±5 dB Dynam ic Range -100 -90 -80 -70 AT86RF211S = 3V) CC -60 -50 -40 -30 voltage and discriminator offset mea- CC e2v semiconductors SAS 2008 ...
Page 19
... RSSI Clocking Options Bits Mode RSSICLK RF211S only 11 RF211S only 10 RF211S only 01 RF211 or RF211S 00 Note: From 0 to 63. Refer to “Control Logic” on page 33 e2v semiconductors SAS 2008 RSSI M ADC Voltage U X CTRL1[1] CTRL1[24] Worst Case (Note:) Clock Frequency Settling Time 640 kHz 100 µ ...
Page 20
... AT86RF211S adjusted according to the output D Table 4-5 outlines some possible choices: Bit Configuration Comments FSKBW = 0 34 DISCRANGE = 11 Compatible with AT86RF211 FSKBW = 1 17 DISCRANGE = 10 11 DISCRANGE = 01 AT86RF211S only 6.5 DISCRANGE = 00 e2v semiconductors SAS 2008 . D ...
Page 21
... Internal data slicer threshold can also be implemented. In this mode, the comparison level is generated internally with a DAC. Please refer to and Crystal Selection for the AT86RF211S” (reference 5418) to implement this in the best way. e2v semiconductors SAS 2008 DNM ode Rx Mode Section 4.2.12.2 ...
Page 22
... RESET value is 1000. 22 0894C–WIRE–11/ DATAMSG + + - - + Σ + Choice of internal or Vdd/2 100 kΩ external reference for the data slicer Not 2.4V 2.4V through the DTR[5:2] bit. 16 levels are CC AT86RF211S DISCOUT DSIN 4 bits SKFILT Comparator Threshold Time /2 corresponds to DTR[5: e2v semiconductors SAS 2008 ...
Page 23
... After a single charge phase (for example, during a preamble), the comparison threshold of the data slicer is stored in the external SKFILT capacitor. Once the threshold is stored, the bits that follow can be directly demodulated. Please contact e2v for further information. . Figure 4-20. Charge and Hold Mode Schematics ...
Page 24
... At -40°C, the output power is higher than at 25°C. The ALC is controlled by a generated current as shown in 24 0894C–WIRE–11/08 Supply Inductor 433 MHz 868 MHz 915 MHz RF 1 50Ω Figure 4-23 on page 25. AT86RF211S Aerial 50Ω Matched Filtering e2v semiconductors SAS 2008 Figure 4- ...
Page 25
... Power Amplifier by limiting the current it sinks. POWER The PA performs well if R Table 4-6. Power Levels According to R RPOWER 5.6 kΩ 18 kΩ 33 kΩ Note: Figures are given for V e2v semiconductors SAS 2008 (v) ref R POWER U I 1.25 V ...
Page 26
... Unless otherwise specified, typical data given for R 26 0894C–WIRE–11/08 Output Schematic 100 Ω POWER P at 433 MHz P at 868 MHz out out (dBm) (dBm +10 +7 +11 +8 +12 +9 +13 +10 POWER AT86RF211S R POWER down to a maximum 915 MHz out (dBm ° kΩ 3V. CC e2v semiconductors SAS 2008 ...
Page 27
... DATAMSG pin. The programmed data rate enables the creation of a basic clock at the programmed DATARATE fre- quency at the beginning of reception. The clock is then shifted if necessary from the tolerance value, e2v semiconductors SAS 2008 AT86RF211S Figure 4-26. Synchronization is done 27 0894C– ...
Page 28
... AT86RF211S Tol = 8T Expected Values Period 1 bit ~ 102 × bit ~ (205-1) × bit ~ (even number) × bit ~ (odd numbers -1) × bit ~ 534 × bit ~ 1024 × bit ~ (1067-1) × bit ~ (2135-1) × bit ~ (4269 -1)× bit ~ 10246 × T e2v semiconductors SAS 2008 ...
Page 29
... Note: The clock’s “settling time” depends on the random first occurrence of the clock edge compared to the data edge. This means that in most cases, the number of bits required to obtain synchronization will be far smaller. e2v semiconductors SAS 2008 Rate 100 kbps 50 kbps 10 kbps 9 ...
Page 30
... DATAMSG DATACLK 1 x Tol Target position of clock's rising edge - Kbits. Data jitter depending on reception quality Clock uncertainty Clock median time AT86RF211S Uncertainty area +/- 10% Case No. 2: resynchronization 50% 50% +/- Tol = uncertainty Center of bit e2v semiconductors SAS 2008 ...
Page 31
... SAS 2008 ) Rate 1200 bits/sec 2400 bits/sec 4800 bits/sec 9600 bits/sec WPER[6:0] Period (00 (01 (vv) – 10 (7e) 1270 ms 16 (7f) 1280 ms 16 (01) 170 (02) 330 (vv) – (7e) 20 ...
Page 32
... Prescaler Comments 1 1 × (1+1) × 1× (vv + × × × × × (vv + × × e2v semiconductors SAS 2008 ...
Page 33
... ADDRESS A[3] A[2] A variable register length and partial read or write cycles are supported. In the case of partial read or write cycles, the first data (in or out) is always the register’s MSB. e2v semiconductors SAS 2008 Period 0 1 × WL1 2 × WL1 3 × WL1 4 × ...
Page 34
... Figure 4-30. Write Chronogram: Partial Write Cycle, Writing 2 bits Only the 2 MSBs are updated on the rising edge of SLE; other register bits remain unchanged. 34 0894C–WIRE–11/08 A[ A[0] D[9] D[8] D[7] D[6] A[ D[31] A[3] A[2] A[1] AT86RF211S D[5] D[4] D[3] D[2] D[1] D[0] D[30] e2v semiconductors SAS 2008 ...
Page 35
... Figure 4-31. Read Chronogram: Complete Read Cycle from a 10-bit Register SLE SCK SDATA A[3] A[2 ] SDATA INPUT Direction Figure 4-32. Read Chronogram: Partial Read Cycle, Reading 2 Bits e2v semiconductors SAS 2008 A[1] A[0] R/W D[8] D[7] D[6] D[9 ] SLE SCK A[3] ...
Page 36
... F1 frequency code F2 frequency code F3 frequency code Main control register Status register RF211 mode RF211S mode Wake-up control register Wake-up data rate register Wake-up address register Wake-up data register Reset Reserved Reserved Reserved Control register (lock detect - clock recovery) e2v semiconductors SAS 2008 ...
Page 37
... CTRL1 Overview Name PDN RXTX DATACLK nbit 31 30 init 0 0 CTRL1 Overview (Continued) Name TXLVL TXFS - nbit 14- (000 ) init Register reset value = (10000270 16 e2v semiconductors SAS 2008 Name Reset TXLOCK PAPDN WUEN RXFS XTALFQ FSKBW FSKPOL 9 ( AT86RF211S Bit Number 0 LNAGSEL MVCC ...
Page 38
... TXLVL 3 (111) Reset value: (000) Tx frequency selection 0: F0 & F1 TXFS 1 Reset value 0894C–WIRE–11/08 (1)(2)(3)(4) power supply measurement selection CC voltage measurement, value is stored in STAT register: MVCC bits minimum transmission level 2 : maximum transmission level & F3 AT86RF211S e2v semiconductors SAS 2008 ...
Page 39
... DATAMSG is validated (high RSSI level = TRSSI + HRSSI). If the RSSI measure is lower than the low RSSI level, DATAMSG is inhibited (low RSSI level = TRSSI - HRSSI). Between these two levels, DATAMSG validation depends on the previous measurement. Example: TRSSI = 32 and HRSSI = 4 implies high RSSI level = 36 and Low RSSI level = 28 e2v semiconductors SAS 2008 (1)(2)(3)(4) (Continued (10) ...
Page 40
... Reset value: (0010) PLL lock condition trigger Recommended values are reset values N1LD2 5 Reset value: (10111) 40 0894C–WIRE–11/ NOK OK OK valid valid DATATOL LDCK 17-10 9 (00 AT86RF211S NOK valid valid valid N0LD1 N1LD2 8-5 (0010) (10111) 2 e2v semiconductors SAS 2008 25 NOK 4-0 2 ...
Page 41
... F3 32 Note: 1. F0, F1, F2 and F3 registers must be programmed before using the device. There is no simple relationship between the frequency registers and the exact frequency. e2v provides a tool to program them on a production bench. 4.6.2.5 Selection of Frequency Registers The FSK modulation is completely integrated. Two registers must be programmed (default F0 and F1) to allow 0 and 1 transmission ...
Page 42
... MHz or 857.6 MHz programmed in F2 868.3 ± 0.004 = 868.304 MHz programmed in F1 when DATAMSG = 1 and 868.296 MHz programmed in F0 when DATAMSG = 0 PLLL MRSSI MVCC 30 29-24 23-18 MSGDATL 14-10 AT86RF211S 1 transmission and 868.296 MHz for WAKEUP - MSGERR MSGMRATE 9-0 e2v semiconductors SAS 2008 0 ...
Page 43
... Table 4-26. Detailed Description Name PLLL MRSSI MVCC WAKEUP - MSGERR MSGDATL MSGMRATE e2v semiconductors SAS 2008 Number of Bits Comments PLL Lock flag 0: PLL unlocked 1 1: PLL locked Reset value: 0 Measured RSSI level 6 Reset value: (00) 16 Measured V power supply voltage or discriminator output when MOFFSET ...
Page 44
... Reset value: (1000) Discriminator offset shift (high shift 1 1: output level shifted up Reset value: 0 Discriminator offset shift (low shift 1 1: output level shifted down Reset value: 0 HOLDMODE XTAL205M DISCRANGE AT86RF211S DISCHIGH DISCLOW page 47). DISCLPF RSSICLK 26-25 24 23-22 (10 e2v semiconductors SAS 2008 – ...
Page 45
... Table 4-30. DTR Detailed Description in RF211S Mode Name Number of Bits XTALRUN 2 SELCH 1 HOLDMODE 1 XTAL205M 1 DISCRANGE 2 DISCLPF 1 e2v semiconductors SAS 2008 PORTSEL CLKOUTPUT NEWDATACLK 18-16 15-14 (000) (00 8-6 0 (000) 2 Comments XTAL running mode control 00: normal mode 01: XTAL oscillator running with no possibility to output the clock on the DIGOUT pin ...
Page 46
... Reset value: 0 DATACLK with RSSI inhibition 0: no inhibition ...... 1: DATACLK inhibited if RSSI < TRSSI Reset value: 0 Improved wake-up header synchro detection (during “wake-up mode”) 0: standard header synchro, as AT86RF211 1: improved header synchro with wider duty cycle acceptance Reset value: 0 AT86RF211S e2v semiconductors SAS 2008 ...
Page 47
... WL2 nbit 5-3 init (010) 2 Register reset value = (7f8be110) e2v semiconductors SAS 2008 Comments Wake-up header detection 0: header detection on 9 ½ bits, as AT86RF211 1: header detection on 10 bits Reset value: 0 Reserved, must be kept to reset value: (000)2 Data slicer reference tuning, when internal (0000) ...
Page 48
... Minimum delay before TEST1 (check of RSSI level) Variable from 1ms to 1.024 sec Delay calculation starts when the reference oscillator starts WL1 7 Reset value Reset value: (04) 48 0894C–WIRE–11/ bit (minimum data length value bits bits (max data length value AT86RF211S e2v semiconductors SAS 2008 ...
Page 49
... Table 4-34. WUR Detailed Description Name Number of Bits WUOP 2 RATECHK 1 RATE 10 RATETOL 5 e2v semiconductors SAS 2008 10 RATECHK 15 0 Comments WAKEUP output polarity (00) : Wake-up pin active low 2 (01) : Wake-up pin active high 2 (1×) : Wake-up pin open drain (active low, inactive tri-state) ...
Page 50
... Reset value: 10 bits Wake-up address If wake-up address length is less than 20 bits, MSB bits are ignored Reset value: (0f0f0) 16 WUD (data length - AT86RF211S ADD 19-0 (0f0f0) 16 e2v semiconductors SAS 2008 ...
Page 51
... Supply current Supply current Supply current Supply current Supply current Supply current Operating temperature Notes: 1. Values given if no 3.3 kΩ resistor is mounted between XTAL2 and GND; otherwise add 200 µ LOAD e2v semiconductors SAS 2008 ° ° -65 to 150 3.95V -0 +0.3V CC ...
Page 52
... For digital CMOS pins: SLE, SCK 52 0894C–WIRE–11/08 Voltage vs Temperature 2.5 Figure 5-1 Conditions (1) Iol = 1 mA (1) Ioh = - AT86RF211S 2.65 3.6 Voltage is shown in grey. SUPPLY Min Typ Max 0.3*Vcc 0.2*Vcc 0.7*Vcc 0.85*Vcc 0.2*Vcc 0.8*Vcc - e2v semiconductors SAS 2008 = 2.7V) Units µA µA µA ...
Page 53
... The crystal frequency can be slightly changed but since IF2 = IF1 - crystal frequency, IF2 can shift and must remain within the IF2 filter and discriminator bandwidth. 2. With the “typical implementation” loop filter. 3. This must be understood as a channel swap, not applicable in case of modulation. e2v semiconductors SAS 2008 Conditions pF; 20 – 80 ...
Page 54
... For matching to SAW filter 3 V/m Without SAW filter 10 V/m With SAW filter 60/51/56 dB 73/62/62 dB Measured specified in EN 300 220-1, section 9-3 SAW filter used 78/70/72 dB 92/86/74 dB AT86RF211S = 2.7V) SUPPLY (1) “First LNA/Mixer” on page 14 “First LNA/Mixer” on page 14 e2v semiconductors SAS 2008 ...
Page 55
... The overall sensitivity depends on the measurement conditions and external components i.e.-102 dBm for BW = ±10 kHz, ΔF = ±7.5 kHz, Brate = 4800 bps with RF switch used and external SAW filter 2. No shielding, 2-layer board, layout respecting the standard EMC rules of thumb, also depending on application software. e2v semiconductors SAS 2008 Typ Max ...
Page 56
... Typical Supply Current in Rx Mode 28.0 26.0 24.0 22.0 2.25 2.5 56 0894C–WIRE–11/08 2.75 3 3.25 Vcc (V) 2.75 3 3.25 Vcc (V) AT86RF211S EVCC2 EVCC1 RXVCC CVCC1 CVCC2 AVCC DIVCC IF2VCC TXVCC 3.5 3.75 868 or 915 MHz 433 MHz 3.5 3.75 e2v semiconductors SAS 2008 ...
Page 57
... The maximum power is set by an external resistor, connected to pin R grammed/re-programmed -12 dB below this limit, by means of a 3-bit word: TXLVL of CTRL1 register. 3. The output power is regulated against process, temperature and power supply variations by an internal ALC loop. 4. Measured with P = +10 dBm OUT e2v semiconductors SAS 2008 Min Typ Max Unit +16 ...
Page 58
... Vsupply (V) 25.00 20.00 15.00 10.00 5.00 0.00 2.25 2.50 2.75 Vsupply (V) AT86RF211S 915MHz 868MHz 433MHz 3.00 3.25 3.50 PA TXVCC EVCC2 EVCC1 CVCC2 CVCC1 RXVCC DIVCC 3.00 3.25 3.50 e2v semiconductors SAS 2008 ...
Page 59
... ANTENNA Note: Accurate information regarding the parts and values of the components to be used with the AT86RF211S is described in our Application Note “AT86RF211S Transceiver for ISM Radio Applications - RF BOM versus Application Requirements”. e2v semiconductors SAS 2008 Optional SAW Filter V CC SAW V CC ...
Page 60
... Decoupling capacitors remain close to the supply pins 6.2.2 Reference Design – Bottom Layer One-block ground plane with no slot under the whole RF area This small slot is allowed under the RF211: thus there is no track above 60 0894C–WIRE–11/08 AT86RF211S e2v semiconductors SAS 2008 ...
Page 61
... TQFP48 AT86RF211SAHW-R TQFP48 The AT86RF211S can be delivered in die form. Please contact your local e2v sales office. Tape & reel may be delivered in one or two different reels tied up together and may also come from two different lots. e2v semiconductors SAS 2008 Lead Coplanarity ...
Page 62
... AT86RF211S e2v semiconductors SAS 2008 ...
Page 63
... Receiver Description ........................................................................................... 13 4.3 Transmitter Description ....................................................................................... 23 4.4 Digital Features ................................................................................................... 27 4.5 Wake-up Mode ................................................................................................... 31 4.6 Control Logic ....................................................................................................... 33 5 Electrical Specification ......................................................................... 51 6 Typical Application ................................................................................ 59 6.1 Implementation ................................................................................................... 59 6.2 Layout ................................................................................................................. 60 7 Packaging Information .......................................................................... 61 8 Ordering Information ............................................................................. 61 Table of Contents ...................................................................................... i e2v semiconductors SAS 2008 AT86RF211S i 0894C–WIRE–11/08 ...
Page 64
... Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its stan- dard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with informa- tion contained herein ...