T5743N-TGQ Atmel, T5743N-TGQ Datasheet - Page 21
![](/photos/31/38/313855/20pin_soic_sml.jpg)
T5743N-TGQ
Manufacturer Part Number
T5743N-TGQ
Description
Manufacturer
Atmel
Datasheet
1.T5743N-TGQ.pdf
(34 pages)
Specifications of T5743N-TGQ
Operating Frequency (max)
450000kHz
Operating Temperature (min)
-40C
Operating Temperature (max)
105C
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Lead Free Status / Rohs Status
Not Compliant
Table 11 Effect of the configuration word Lim_min
*) Lim_min is also be used to determine the margins of the data clock control logic (see chapter ’Data Clock’)
Table 12 Effect of the configuration word Lim_max
*) Lim_max is also be used to determine the margins of the data clock control logic (see chapter ’Data Clock’)
Conservation of the Register Information
The T5743N implies an integrated power-on reset and
brown-out detection circuitry to provide a mechanism to
preserve the RAM register information.
According to figure 32, a power–on reset (POR) is gener-
ated if the supply voltage V
voltage V
grammed into the configuration registers in that
condition. Once V
after the minimum reset period t
ated when the supply voltage of the receiver is turned on.
To indicate that condition, the receiver displays a reset
marker (RM) at Pin DATA after a reset. The RM is repre-
Rev. A3, 17-Dec-01
Lim_max5
Lim_min5
0
0
0
0
1
1
1
0
0
0
1
1
1
1
.
.
.
.
.
.
.
.
ThReset
Lim_max
Lim_max4
Lim_min4
Lim_min
0
0
0
1
1
1
1
0
0
0
0
1
1
1
.
.
.
.
.
.
.
.
. The default parameters are pro-
S
exceeds V
*)
*) (
Lim_max3
Lim_min3
(Lim_min < 10 is not applicable)
Lim_max < 12 is not applicable)
1
1
1
0
1
1
1
1
1
1
1
1
1
1
.
.
.
.
.
.
.
.
S
ThReset
drops below the threshold
Rst
. A POR is also gener-
Lim_max2
Lim_min2
the POR is canceled
0
0
1
1
1
1
1
1
1
1
0
1
1
1
.
.
.
.
.
.
.
.
Lim_max1
Lim_min1
1
1
0
0
0
1
1
0
0
1
0
0
1
1
.
.
.
.
.
.
.
.
Lim_max0
Lim_min0
sented by the fixed frequency f
RM can be canceled via a Low pulse t1 at Pin DATA. The
RM implies the following characteristics:
D f
D If the receiver is set back to polling mode via Pin
By means of that mechanism the receiver cannot lose its
register information without communicating that condi-
tion via the reset marker RM.
0
1
0
1
1
0
1
0
1
0
1
1
0
1
.
.
.
.
.
.
.
.
data signal. By this means, RM cannot be misinter-
preted by the connected C.
DATA, RM cannot be canceled by accident if t1 is ap-
plied according to the proposal in the section
’Programming the Configuration Registers’.
RM
is lower than the lowest feasible frequency of a
(USA: T
(USA: T
(T
Lim_max
(T
Lower Limit Value for Bit Check
Upper Limit Value for Bit Check
Lim_max
Lim_min
Lim_min
= (Lim_max – 1) y XLim y T
= 342 s, Europe: T
= 652 s, Europe: T
= Lim_min y XLim y T
41 (Default)
21 (default)
10
12
61
62
63
12
13
14
61
62
63
11
RM
T5743N
at a 50% duty-cycle.
Lim_min
Lim_max
Clk
= 348 s)
= 662 s)
)
Clk
21 (34)
)