74LVC595APW NXP Semiconductors, 74LVC595APW Datasheet - Page 12

Counter Shift Registers 3.3V 8 SHIFT REG OTPT LATCH 3S

74LVC595APW

Manufacturer Part Number
74LVC595APW
Description
Counter Shift Registers 3.3V 8 SHIFT REG OTPT LATCH 3S
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC595APW

Counting Sequence
Serial to Serial/Parallel
Number Of Circuits
1
Package / Case
SOT-403
Logic Family
LVC
Logic Type
CMOS
Output Type
3-State
Propagation Delay Time
4.7 ns, 4 ns
Supply Voltage (max)
3.6 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Function
Shift Register
Mounting Style
SMD/SMT
Operating Supply Voltage
1.8 V, 2.5 V, 3.3 V
Lead Free Status / Rohs Status
 Details
Other names
74LVC595APW,112
NXP Semiconductors
Table 8.
74LVC595A_1
Product data sheet
Supply voltage
V
V
V
Fig 11. The master reset (MR) pulse width, the master reset to serial data output (Q7S) propagation delays and the
Fig 12. 3-state enable and disable times
CC
CC
CC
< 2.7 V
2.7 V
Measurement points are given in
V
master reset to shift clock (SHCP) recovery time
Measurement points are given in
V
OL
OL
Measurement points
and V
and V
OH
OH
are typical output voltage drops that occur with the output load.
are typical output voltage drops that occur with the output load.
HIGH-to-OFF
OFF-to-HIGH
OFF-to-LOW
LOW-to-OFF
OE input
output
output
Input
V
0.5
1.5 V
M
SH CP input
Q 7 S output
MR input
V
CC
Table
Table
GND
GND
V
V
V
CC
OH
OL
V
GND
GND
V
I
V
OH
OL
8.
8.
V
V
I
I
V
Rev. 01 — 29 May 2007
M
enabled
outputs
V
t
8-bit serial-in/serial-out or parallel-out shift register; 3-state
PLZ
Output
V
0.5
1.5 V
t
M
PHZ
M
t
t
PHL
W
V
CC
V
X
V
V
t
M
Y
rec
V
M
disabled
outputs
V
V
V
t
X
OL
OL
PZL
t
PZH
0.15 V
0.3 V
mna561
V
M
V
M
001aae821
outputs
enabled
74LVC595A
V
V
V
Y
OH
OH
© NXP B.V. 2007. All rights reserved.
0.15 V
0.3 V
12 of 19

Related parts for 74LVC595APW